summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2021-01-05 22:09:57 -0500
committerMike Frysinger <vapier@gentoo.org>2021-01-15 19:18:34 -0500
commit1368b914e93a3af332f787d3d41c106d11bb90da (patch)
tree9893ccae5d2d8cbf2ce855e09d6b8f30b56a21bc
parente403a898b5893337baea73bcb001ece74042f351 (diff)
downloadbinutils-gdb-1368b914e93a3af332f787d3d41c106d11bb90da.tar.gz
sim: testsuite: flatten tree
Now that all port tests live under testsuite/sim/*/, and none live in testsuite/ directly, flatten the structure by moving all of the dirs under testsuite/sim/ to testsuite/ directly. We need to stop passing --tool to dejagnu so that it searches all dirs and not just ones that start with "sim". Since we have no other dirs in this tree, and no plans to add any, should be fine.
-rw-r--r--sim/testsuite/ChangeLog5
-rw-r--r--sim/testsuite/Makefile.in1
-rw-r--r--sim/testsuite/aarch64/ChangeLog (renamed from sim/testsuite/sim/aarch64/ChangeLog)0
-rw-r--r--sim/testsuite/aarch64/adds.s (renamed from sim/testsuite/sim/aarch64/adds.s)0
-rw-r--r--sim/testsuite/aarch64/addv.s (renamed from sim/testsuite/sim/aarch64/addv.s)0
-rw-r--r--sim/testsuite/aarch64/allinsn.exp (renamed from sim/testsuite/sim/aarch64/allinsn.exp)0
-rw-r--r--sim/testsuite/aarch64/bit.s (renamed from sim/testsuite/sim/aarch64/bit.s)0
-rw-r--r--sim/testsuite/aarch64/cmtst.s (renamed from sim/testsuite/sim/aarch64/cmtst.s)0
-rw-r--r--sim/testsuite/aarch64/cnt.s (renamed from sim/testsuite/sim/aarch64/cnt.s)0
-rw-r--r--sim/testsuite/aarch64/fcmXX.s (renamed from sim/testsuite/sim/aarch64/fcmXX.s)0
-rw-r--r--sim/testsuite/aarch64/fcmp.s (renamed from sim/testsuite/sim/aarch64/fcmp.s)0
-rw-r--r--sim/testsuite/aarch64/fcsel.s (renamed from sim/testsuite/sim/aarch64/fcsel.s)0
-rw-r--r--sim/testsuite/aarch64/fcvtl.s (renamed from sim/testsuite/sim/aarch64/fcvtl.s)0
-rw-r--r--sim/testsuite/aarch64/fcvtz.s (renamed from sim/testsuite/sim/aarch64/fcvtz.s)0
-rw-r--r--sim/testsuite/aarch64/fminnm.s (renamed from sim/testsuite/sim/aarch64/fminnm.s)0
-rw-r--r--sim/testsuite/aarch64/fstur.s (renamed from sim/testsuite/sim/aarch64/fstur.s)0
-rw-r--r--sim/testsuite/aarch64/ldn_multiple.s (renamed from sim/testsuite/sim/aarch64/ldn_multiple.s)0
-rw-r--r--sim/testsuite/aarch64/ldn_single.s (renamed from sim/testsuite/sim/aarch64/ldn_single.s)0
-rw-r--r--sim/testsuite/aarch64/ldnr.s (renamed from sim/testsuite/sim/aarch64/ldnr.s)0
-rw-r--r--sim/testsuite/aarch64/mla.s (renamed from sim/testsuite/sim/aarch64/mla.s)0
-rw-r--r--sim/testsuite/aarch64/mls.s (renamed from sim/testsuite/sim/aarch64/mls.s)0
-rw-r--r--sim/testsuite/aarch64/mul.s (renamed from sim/testsuite/sim/aarch64/mul.s)0
-rw-r--r--sim/testsuite/aarch64/pass.s (renamed from sim/testsuite/sim/aarch64/pass.s)0
-rw-r--r--sim/testsuite/aarch64/stn_multiple.s (renamed from sim/testsuite/sim/aarch64/stn_multiple.s)0
-rw-r--r--sim/testsuite/aarch64/stn_single.s (renamed from sim/testsuite/sim/aarch64/stn_single.s)0
-rw-r--r--sim/testsuite/aarch64/sumov.s (renamed from sim/testsuite/sim/aarch64/sumov.s)0
-rw-r--r--sim/testsuite/aarch64/sumulh.s (renamed from sim/testsuite/sim/aarch64/sumulh.s)0
-rw-r--r--sim/testsuite/aarch64/tbnz.s (renamed from sim/testsuite/sim/aarch64/tbnz.s)0
-rw-r--r--sim/testsuite/aarch64/testutils.inc (renamed from sim/testsuite/sim/aarch64/testutils.inc)0
-rw-r--r--sim/testsuite/aarch64/uzp.s (renamed from sim/testsuite/sim/aarch64/uzp.s)0
-rw-r--r--sim/testsuite/aarch64/xtl.s (renamed from sim/testsuite/sim/aarch64/xtl.s)0
-rw-r--r--sim/testsuite/aarch64/xtn.s (renamed from sim/testsuite/sim/aarch64/xtn.s)0
-rw-r--r--sim/testsuite/arm/ChangeLog (renamed from sim/testsuite/sim/arm/ChangeLog)0
-rw-r--r--sim/testsuite/arm/adc.cgs (renamed from sim/testsuite/sim/arm/adc.cgs)0
-rw-r--r--sim/testsuite/arm/add.cgs (renamed from sim/testsuite/sim/arm/add.cgs)0
-rw-r--r--sim/testsuite/arm/allinsn.exp (renamed from sim/testsuite/sim/arm/allinsn.exp)0
-rw-r--r--sim/testsuite/arm/and.cgs (renamed from sim/testsuite/sim/arm/and.cgs)0
-rw-r--r--sim/testsuite/arm/b.cgs (renamed from sim/testsuite/sim/arm/b.cgs)0
-rw-r--r--sim/testsuite/arm/bic.cgs (renamed from sim/testsuite/sim/arm/bic.cgs)0
-rw-r--r--sim/testsuite/arm/bl.cgs (renamed from sim/testsuite/sim/arm/bl.cgs)0
-rw-r--r--sim/testsuite/arm/bx.cgs (renamed from sim/testsuite/sim/arm/bx.cgs)0
-rw-r--r--sim/testsuite/arm/cmn.cgs (renamed from sim/testsuite/sim/arm/cmn.cgs)0
-rw-r--r--sim/testsuite/arm/cmp.cgs (renamed from sim/testsuite/sim/arm/cmp.cgs)0
-rw-r--r--sim/testsuite/arm/eor.cgs (renamed from sim/testsuite/sim/arm/eor.cgs)0
-rw-r--r--sim/testsuite/arm/hello.ms (renamed from sim/testsuite/sim/arm/hello.ms)0
-rw-r--r--sim/testsuite/arm/iwmmxt/iwmmxt.exp (renamed from sim/testsuite/sim/arm/iwmmxt/iwmmxt.exp)0
-rw-r--r--sim/testsuite/arm/iwmmxt/tbcst.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tbcst.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/testutils.inc (renamed from sim/testsuite/sim/arm/iwmmxt/testutils.inc)0
-rw-r--r--sim/testsuite/arm/iwmmxt/textrm.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/textrm.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/tinsr.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tinsr.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/tmia.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmia.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/tmiaph.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmiaph.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/tmiaxy.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmiaxy.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/tmovmsk.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/tmovmsk.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wacc.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wacc.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wadd.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wadd.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/waligni.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/waligni.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/walignr.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/walignr.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wand.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wand.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wandn.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wandn.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wavg2.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wavg2.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wcmpeq.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wcmpeq.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wcmpgt.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wmac.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmac.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wmadd.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmadd.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wmax.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmax.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wmin.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmin.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wmov.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmov.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wmul.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wmul.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wor.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wor.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wpack.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wpack.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wror.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wror.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wsad.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsad.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wshufh.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wshufh.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wsll.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsll.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wsra.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsra.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wsrl.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsrl.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wsub.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wsub.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wunpckeh.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckeh.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wunpckel.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckel.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wunpckih.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckih.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wunpckil.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wunpckil.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wxor.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wxor.cgs)0
-rw-r--r--sim/testsuite/arm/iwmmxt/wzero.cgs (renamed from sim/testsuite/sim/arm/iwmmxt/wzero.cgs)0
-rw-r--r--sim/testsuite/arm/ldm.cgs (renamed from sim/testsuite/sim/arm/ldm.cgs)0
-rw-r--r--sim/testsuite/arm/ldr.cgs (renamed from sim/testsuite/sim/arm/ldr.cgs)0
-rw-r--r--sim/testsuite/arm/ldrb.cgs (renamed from sim/testsuite/sim/arm/ldrb.cgs)0
-rw-r--r--sim/testsuite/arm/ldrh.cgs (renamed from sim/testsuite/sim/arm/ldrh.cgs)0
-rw-r--r--sim/testsuite/arm/ldrsb.cgs (renamed from sim/testsuite/sim/arm/ldrsb.cgs)0
-rw-r--r--sim/testsuite/arm/ldrsh.cgs (renamed from sim/testsuite/sim/arm/ldrsh.cgs)0
-rw-r--r--sim/testsuite/arm/misaligned1.ms (renamed from sim/testsuite/sim/arm/misaligned1.ms)0
-rw-r--r--sim/testsuite/arm/misaligned2.ms (renamed from sim/testsuite/sim/arm/misaligned2.ms)0
-rw-r--r--sim/testsuite/arm/misaligned3.ms (renamed from sim/testsuite/sim/arm/misaligned3.ms)0
-rw-r--r--sim/testsuite/arm/misc.exp (renamed from sim/testsuite/sim/arm/misc.exp)0
-rw-r--r--sim/testsuite/arm/mla.cgs (renamed from sim/testsuite/sim/arm/mla.cgs)0
-rw-r--r--sim/testsuite/arm/mov.cgs (renamed from sim/testsuite/sim/arm/mov.cgs)0
-rw-r--r--sim/testsuite/arm/movw-movt.ms (renamed from sim/testsuite/sim/arm/movw-movt.ms)0
-rw-r--r--sim/testsuite/arm/mrs.cgs (renamed from sim/testsuite/sim/arm/mrs.cgs)0
-rw-r--r--sim/testsuite/arm/msr.cgs (renamed from sim/testsuite/sim/arm/msr.cgs)0
-rw-r--r--sim/testsuite/arm/mul.cgs (renamed from sim/testsuite/sim/arm/mul.cgs)0
-rw-r--r--sim/testsuite/arm/mvn.cgs (renamed from sim/testsuite/sim/arm/mvn.cgs)0
-rw-r--r--sim/testsuite/arm/orr.cgs (renamed from sim/testsuite/sim/arm/orr.cgs)0
-rw-r--r--sim/testsuite/arm/rsb.cgs (renamed from sim/testsuite/sim/arm/rsb.cgs)0
-rw-r--r--sim/testsuite/arm/rsc.cgs (renamed from sim/testsuite/sim/arm/rsc.cgs)0
-rw-r--r--sim/testsuite/arm/sbc.cgs (renamed from sim/testsuite/sim/arm/sbc.cgs)0
-rw-r--r--sim/testsuite/arm/smlal.cgs (renamed from sim/testsuite/sim/arm/smlal.cgs)0
-rw-r--r--sim/testsuite/arm/smull.cgs (renamed from sim/testsuite/sim/arm/smull.cgs)0
-rw-r--r--sim/testsuite/arm/stm.cgs (renamed from sim/testsuite/sim/arm/stm.cgs)0
-rw-r--r--sim/testsuite/arm/str.cgs (renamed from sim/testsuite/sim/arm/str.cgs)0
-rw-r--r--sim/testsuite/arm/strb.cgs (renamed from sim/testsuite/sim/arm/strb.cgs)0
-rw-r--r--sim/testsuite/arm/strh.cgs (renamed from sim/testsuite/sim/arm/strh.cgs)0
-rw-r--r--sim/testsuite/arm/sub.cgs (renamed from sim/testsuite/sim/arm/sub.cgs)0
-rw-r--r--sim/testsuite/arm/swi.cgs (renamed from sim/testsuite/sim/arm/swi.cgs)0
-rw-r--r--sim/testsuite/arm/swp.cgs (renamed from sim/testsuite/sim/arm/swp.cgs)0
-rw-r--r--sim/testsuite/arm/swpb.cgs (renamed from sim/testsuite/sim/arm/swpb.cgs)0
-rw-r--r--sim/testsuite/arm/teq.cgs (renamed from sim/testsuite/sim/arm/teq.cgs)0
-rw-r--r--sim/testsuite/arm/testutils.inc (renamed from sim/testsuite/sim/arm/testutils.inc)0
-rw-r--r--sim/testsuite/arm/thumb/adc.cgs (renamed from sim/testsuite/sim/arm/thumb/adc.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/add-hd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/add-hd-hs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/add-hd-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/add-hd-rs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/add-rd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/add-rd-hs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/add-sp.cgs (renamed from sim/testsuite/sim/arm/thumb/add-sp.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/add.cgs (renamed from sim/testsuite/sim/arm/thumb/add.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/addi.cgs (renamed from sim/testsuite/sim/arm/thumb/addi.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/addi8.cgs (renamed from sim/testsuite/sim/arm/thumb/addi8.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/allthumb.exp (renamed from sim/testsuite/sim/arm/thumb/allthumb.exp)0
-rw-r--r--sim/testsuite/arm/thumb/and.cgs (renamed from sim/testsuite/sim/arm/thumb/and.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/asr.cgs (renamed from sim/testsuite/sim/arm/thumb/asr.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/b.cgs (renamed from sim/testsuite/sim/arm/thumb/b.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bcc.cgs (renamed from sim/testsuite/sim/arm/thumb/bcc.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bcs.cgs (renamed from sim/testsuite/sim/arm/thumb/bcs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/beq.cgs (renamed from sim/testsuite/sim/arm/thumb/beq.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bge.cgs (renamed from sim/testsuite/sim/arm/thumb/bge.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bgt.cgs (renamed from sim/testsuite/sim/arm/thumb/bgt.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bhi.cgs (renamed from sim/testsuite/sim/arm/thumb/bhi.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bic.cgs (renamed from sim/testsuite/sim/arm/thumb/bic.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bl-hi.cgs (renamed from sim/testsuite/sim/arm/thumb/bl-hi.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bl-lo.cgs (renamed from sim/testsuite/sim/arm/thumb/bl-lo.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ble.cgs (renamed from sim/testsuite/sim/arm/thumb/ble.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bls.cgs (renamed from sim/testsuite/sim/arm/thumb/bls.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/blt.cgs (renamed from sim/testsuite/sim/arm/thumb/blt.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bmi.cgs (renamed from sim/testsuite/sim/arm/thumb/bmi.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bne.cgs (renamed from sim/testsuite/sim/arm/thumb/bne.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bpl.cgs (renamed from sim/testsuite/sim/arm/thumb/bpl.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bvc.cgs (renamed from sim/testsuite/sim/arm/thumb/bvc.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bvs.cgs (renamed from sim/testsuite/sim/arm/thumb/bvs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bx-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/bx-hs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/bx-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/bx-rs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/cmn.cgs (renamed from sim/testsuite/sim/arm/thumb/cmn.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/cmp-hd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp-hd-hs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/cmp-hd-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp-hd-rs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/cmp-rd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp-rd-hs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/cmp.cgs (renamed from sim/testsuite/sim/arm/thumb/cmp.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/eor.cgs (renamed from sim/testsuite/sim/arm/thumb/eor.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/lda-pc.cgs (renamed from sim/testsuite/sim/arm/thumb/lda-pc.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/lda-sp.cgs (renamed from sim/testsuite/sim/arm/thumb/lda-sp.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldmia.cgs (renamed from sim/testsuite/sim/arm/thumb/ldmia.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldr-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr-imm.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldr-pc.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr-pc.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldr-sprel.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr-sprel.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldr.cgs (renamed from sim/testsuite/sim/arm/thumb/ldr.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldrb-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrb-imm.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldrb.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrb.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldrh-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrh-imm.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldrh.cgs (renamed from sim/testsuite/sim/arm/thumb/ldrh.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldsb.cgs (renamed from sim/testsuite/sim/arm/thumb/ldsb.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ldsh.cgs (renamed from sim/testsuite/sim/arm/thumb/ldsh.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/lsl.cgs (renamed from sim/testsuite/sim/arm/thumb/lsl.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/lsr.cgs (renamed from sim/testsuite/sim/arm/thumb/lsr.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/mov-hd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/mov-hd-hs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/mov-hd-rs.cgs (renamed from sim/testsuite/sim/arm/thumb/mov-hd-rs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/mov-rd-hs.cgs (renamed from sim/testsuite/sim/arm/thumb/mov-rd-hs.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/mov.cgs (renamed from sim/testsuite/sim/arm/thumb/mov.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/mul.cgs (renamed from sim/testsuite/sim/arm/thumb/mul.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/mvn.cgs (renamed from sim/testsuite/sim/arm/thumb/mvn.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/neg.cgs (renamed from sim/testsuite/sim/arm/thumb/neg.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/orr.cgs (renamed from sim/testsuite/sim/arm/thumb/orr.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/pop-pc.cgs (renamed from sim/testsuite/sim/arm/thumb/pop-pc.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/pop.cgs (renamed from sim/testsuite/sim/arm/thumb/pop.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/push-lr.cgs (renamed from sim/testsuite/sim/arm/thumb/push-lr.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/push.cgs (renamed from sim/testsuite/sim/arm/thumb/push.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/ror.cgs (renamed from sim/testsuite/sim/arm/thumb/ror.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/sbc.cgs (renamed from sim/testsuite/sim/arm/thumb/sbc.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/stmia.cgs (renamed from sim/testsuite/sim/arm/thumb/stmia.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/str-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/str-imm.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/str-sprel.cgs (renamed from sim/testsuite/sim/arm/thumb/str-sprel.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/str.cgs (renamed from sim/testsuite/sim/arm/thumb/str.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/strb-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/strb-imm.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/strb.cgs (renamed from sim/testsuite/sim/arm/thumb/strb.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/strh-imm.cgs (renamed from sim/testsuite/sim/arm/thumb/strh-imm.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/strh.cgs (renamed from sim/testsuite/sim/arm/thumb/strh.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/sub-sp.cgs (renamed from sim/testsuite/sim/arm/thumb/sub-sp.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/sub.cgs (renamed from sim/testsuite/sim/arm/thumb/sub.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/subi.cgs (renamed from sim/testsuite/sim/arm/thumb/subi.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/subi8.cgs (renamed from sim/testsuite/sim/arm/thumb/subi8.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/swi.cgs (renamed from sim/testsuite/sim/arm/thumb/swi.cgs)0
-rw-r--r--sim/testsuite/arm/thumb/testutils.inc (renamed from sim/testsuite/sim/arm/thumb/testutils.inc)0
-rw-r--r--sim/testsuite/arm/thumb/tst.cgs (renamed from sim/testsuite/sim/arm/thumb/tst.cgs)0
-rw-r--r--sim/testsuite/arm/tst.cgs (renamed from sim/testsuite/sim/arm/tst.cgs)0
-rw-r--r--sim/testsuite/arm/umlal.cgs (renamed from sim/testsuite/sim/arm/umlal.cgs)0
-rw-r--r--sim/testsuite/arm/umull.cgs (renamed from sim/testsuite/sim/arm/umull.cgs)0
-rw-r--r--sim/testsuite/arm/xscale/blx.cgs (renamed from sim/testsuite/sim/arm/xscale/blx.cgs)0
-rw-r--r--sim/testsuite/arm/xscale/mia.cgs (renamed from sim/testsuite/sim/arm/xscale/mia.cgs)0
-rw-r--r--sim/testsuite/arm/xscale/miaph.cgs (renamed from sim/testsuite/sim/arm/xscale/miaph.cgs)0
-rw-r--r--sim/testsuite/arm/xscale/miaxy.cgs (renamed from sim/testsuite/sim/arm/xscale/miaxy.cgs)0
-rw-r--r--sim/testsuite/arm/xscale/mra.cgs (renamed from sim/testsuite/sim/arm/xscale/mra.cgs)0
-rw-r--r--sim/testsuite/arm/xscale/testutils.inc (renamed from sim/testsuite/sim/arm/xscale/testutils.inc)0
-rw-r--r--sim/testsuite/arm/xscale/xscale.exp (renamed from sim/testsuite/sim/arm/xscale/xscale.exp)0
-rw-r--r--sim/testsuite/avr/ChangeLog (renamed from sim/testsuite/sim/avr/ChangeLog)0
-rw-r--r--sim/testsuite/avr/allinsn.exp (renamed from sim/testsuite/sim/avr/allinsn.exp)0
-rw-r--r--sim/testsuite/avr/pass.s (renamed from sim/testsuite/sim/avr/pass.s)0
-rw-r--r--sim/testsuite/avr/testutils.inc (renamed from sim/testsuite/sim/avr/testutils.inc)0
-rw-r--r--sim/testsuite/bfin/.gitignore (renamed from sim/testsuite/sim/bfin/.gitignore)0
-rw-r--r--sim/testsuite/bfin/10272_small.s (renamed from sim/testsuite/sim/bfin/10272_small.s)0
-rw-r--r--sim/testsuite/bfin/10436.s (renamed from sim/testsuite/sim/bfin/10436.s)0
-rw-r--r--sim/testsuite/bfin/10622.s (renamed from sim/testsuite/sim/bfin/10622.s)0
-rw-r--r--sim/testsuite/bfin/10742.s (renamed from sim/testsuite/sim/bfin/10742.s)0
-rw-r--r--sim/testsuite/bfin/10799.s (renamed from sim/testsuite/sim/bfin/10799.s)0
-rw-r--r--sim/testsuite/bfin/11080.s (renamed from sim/testsuite/sim/bfin/11080.s)0
-rw-r--r--sim/testsuite/bfin/7641.s (renamed from sim/testsuite/sim/bfin/7641.s)0
-rw-r--r--sim/testsuite/bfin/ChangeLog (renamed from sim/testsuite/sim/bfin/ChangeLog)0
-rw-r--r--sim/testsuite/bfin/PN_generator.s (renamed from sim/testsuite/sim/bfin/PN_generator.s)0
-rw-r--r--sim/testsuite/bfin/a0.s (renamed from sim/testsuite/sim/bfin/a0.s)0
-rw-r--r--sim/testsuite/bfin/a0shift.S (renamed from sim/testsuite/sim/bfin/a0shift.S)0
-rw-r--r--sim/testsuite/bfin/a1.s (renamed from sim/testsuite/sim/bfin/a1.s)0
-rw-r--r--sim/testsuite/bfin/a10.s (renamed from sim/testsuite/sim/bfin/a10.s)0
-rw-r--r--sim/testsuite/bfin/a11.S (renamed from sim/testsuite/sim/bfin/a11.S)0
-rw-r--r--sim/testsuite/bfin/a12.s (renamed from sim/testsuite/sim/bfin/a12.s)0
-rw-r--r--sim/testsuite/bfin/a2.s (renamed from sim/testsuite/sim/bfin/a2.s)0
-rw-r--r--sim/testsuite/bfin/a20.S (renamed from sim/testsuite/sim/bfin/a20.S)0
-rw-r--r--sim/testsuite/bfin/a21.s (renamed from sim/testsuite/sim/bfin/a21.s)0
-rw-r--r--sim/testsuite/bfin/a22.s (renamed from sim/testsuite/sim/bfin/a22.s)0
-rw-r--r--sim/testsuite/bfin/a23.s (renamed from sim/testsuite/sim/bfin/a23.s)0
-rw-r--r--sim/testsuite/bfin/a24.s (renamed from sim/testsuite/sim/bfin/a24.s)0
-rw-r--r--sim/testsuite/bfin/a25.s (renamed from sim/testsuite/sim/bfin/a25.s)0
-rw-r--r--sim/testsuite/bfin/a26.s (renamed from sim/testsuite/sim/bfin/a26.s)0
-rw-r--r--sim/testsuite/bfin/a3.s (renamed from sim/testsuite/sim/bfin/a3.s)0
-rw-r--r--sim/testsuite/bfin/a30.s (renamed from sim/testsuite/sim/bfin/a30.s)0
-rw-r--r--sim/testsuite/bfin/a4.s (renamed from sim/testsuite/sim/bfin/a4.s)0
-rw-r--r--sim/testsuite/bfin/a5.s (renamed from sim/testsuite/sim/bfin/a5.s)0
-rw-r--r--sim/testsuite/bfin/a6.s (renamed from sim/testsuite/sim/bfin/a6.s)0
-rw-r--r--sim/testsuite/bfin/a7.s (renamed from sim/testsuite/sim/bfin/a7.s)0
-rw-r--r--sim/testsuite/bfin/a8.s (renamed from sim/testsuite/sim/bfin/a8.s)0
-rw-r--r--sim/testsuite/bfin/a9.s (renamed from sim/testsuite/sim/bfin/a9.s)0
-rw-r--r--sim/testsuite/bfin/abs-2.S (renamed from sim/testsuite/sim/bfin/abs-2.S)0
-rw-r--r--sim/testsuite/bfin/abs-3.S (renamed from sim/testsuite/sim/bfin/abs-3.S)0
-rw-r--r--sim/testsuite/bfin/abs-4.S (renamed from sim/testsuite/sim/bfin/abs-4.S)0
-rw-r--r--sim/testsuite/bfin/abs.S (renamed from sim/testsuite/sim/bfin/abs.S)0
-rw-r--r--sim/testsuite/bfin/abs_acc.s (renamed from sim/testsuite/sim/bfin/abs_acc.s)0
-rw-r--r--sim/testsuite/bfin/acc-rot.s (renamed from sim/testsuite/sim/bfin/acc-rot.s)0
-rw-r--r--sim/testsuite/bfin/acp5_19.s (renamed from sim/testsuite/sim/bfin/acp5_19.s)0
-rw-r--r--sim/testsuite/bfin/acp5_4.s (renamed from sim/testsuite/sim/bfin/acp5_4.s)0
-rw-r--r--sim/testsuite/bfin/add_imm7.s (renamed from sim/testsuite/sim/bfin/add_imm7.s)0
-rw-r--r--sim/testsuite/bfin/add_shift.S (renamed from sim/testsuite/sim/bfin/add_shift.S)0
-rw-r--r--sim/testsuite/bfin/add_sub_acc.s (renamed from sim/testsuite/sim/bfin/add_sub_acc.s)0
-rw-r--r--sim/testsuite/bfin/addsub_flags.S (renamed from sim/testsuite/sim/bfin/addsub_flags.S)0
-rw-r--r--sim/testsuite/bfin/algnbug1.s (renamed from sim/testsuite/sim/bfin/algnbug1.s)0
-rw-r--r--sim/testsuite/bfin/algnbug2.s (renamed from sim/testsuite/sim/bfin/algnbug2.s)0
-rw-r--r--sim/testsuite/bfin/allinsn.exp (renamed from sim/testsuite/sim/bfin/allinsn.exp)0
-rw-r--r--sim/testsuite/bfin/argc.c (renamed from sim/testsuite/sim/bfin/argc.c)0
-rw-r--r--sim/testsuite/bfin/ashift.s (renamed from sim/testsuite/sim/bfin/ashift.s)0
-rw-r--r--sim/testsuite/bfin/ashift_flags.s (renamed from sim/testsuite/sim/bfin/ashift_flags.s)0
-rw-r--r--sim/testsuite/bfin/ashift_left.s (renamed from sim/testsuite/sim/bfin/ashift_left.s)0
-rw-r--r--sim/testsuite/bfin/b0.S (renamed from sim/testsuite/sim/bfin/b0.S)0
-rw-r--r--sim/testsuite/bfin/b1.s (renamed from sim/testsuite/sim/bfin/b1.s)0
-rw-r--r--sim/testsuite/bfin/b2.S (renamed from sim/testsuite/sim/bfin/b2.S)0
-rw-r--r--sim/testsuite/bfin/brcc.s (renamed from sim/testsuite/sim/bfin/brcc.s)0
-rw-r--r--sim/testsuite/bfin/brevadd.s (renamed from sim/testsuite/sim/bfin/brevadd.s)0
-rw-r--r--sim/testsuite/bfin/byteop16m.s (renamed from sim/testsuite/sim/bfin/byteop16m.s)0
-rw-r--r--sim/testsuite/bfin/byteop16p.s (renamed from sim/testsuite/sim/bfin/byteop16p.s)0
-rw-r--r--sim/testsuite/bfin/byteop1p.s (renamed from sim/testsuite/sim/bfin/byteop1p.s)0
-rw-r--r--sim/testsuite/bfin/byteop2p.s (renamed from sim/testsuite/sim/bfin/byteop2p.s)0
-rw-r--r--sim/testsuite/bfin/byteop3p.s (renamed from sim/testsuite/sim/bfin/byteop3p.s)0
-rw-r--r--sim/testsuite/bfin/byteunpack.s (renamed from sim/testsuite/sim/bfin/byteunpack.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_arith_r_sft.s (renamed from sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_conv_b.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_b.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_conv_h.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_h.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_conv_mix.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_conv_neg.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_neg.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_conv_toggle.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_conv_xb.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_xb.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_conv_xh.s (renamed from sim/testsuite/sim/bfin/c_alu2op_conv_xh.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_divq.s (renamed from sim/testsuite/sim/bfin/c_alu2op_divq.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_divs.s (renamed from sim/testsuite/sim/bfin/c_alu2op_divs.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_log_l_sft.s (renamed from sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_log_r_sft.s (renamed from sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_shadd_1.s (renamed from sim/testsuite/sim/bfin/c_alu2op_shadd_1.s)0
-rw-r--r--sim/testsuite/bfin/c_alu2op_shadd_2.s (renamed from sim/testsuite/sim/bfin/c_alu2op_shadd_2.s)0
-rw-r--r--sim/testsuite/bfin/c_br_preg_killed_ac.s (renamed from sim/testsuite/sim/bfin/c_br_preg_killed_ac.s)0
-rw-r--r--sim/testsuite/bfin/c_br_preg_killed_ex1.s (renamed from sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s)0
-rw-r--r--sim/testsuite/bfin/c_br_preg_stall_ac.s (renamed from sim/testsuite/sim/bfin/c_br_preg_stall_ac.s)0
-rw-r--r--sim/testsuite/bfin/c_br_preg_stall_ex1.s (renamed from sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_bp1.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp1.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_bp2.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp2.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_bp3.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp3.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_bp4.s (renamed from sim/testsuite/sim/bfin/c_brcc_bp4.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_brf_bp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_bp.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_brf_brt_bp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_brf_brt_nbp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_brf_fbkwd.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_brf_nbp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brf_nbp.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_brt_bp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brt_bp.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_brt_nbp.s (renamed from sim/testsuite/sim/bfin/c_brcc_brt_nbp.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_kills_dhits.s (renamed from sim/testsuite/sim/bfin/c_brcc_kills_dhits.s)0
-rw-r--r--sim/testsuite/bfin/c_brcc_kills_dmiss.s (renamed from sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s)0
-rw-r--r--sim/testsuite/bfin/c_cactrl_iflush_pr.s (renamed from sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_cactrl_iflush_pr_pp.s (renamed from sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s)0
-rw-r--r--sim/testsuite/bfin/c_calla_ljump.s (renamed from sim/testsuite/sim/bfin/c_calla_ljump.s)0
-rw-r--r--sim/testsuite/bfin/c_calla_subr.s (renamed from sim/testsuite/sim/bfin/c_calla_subr.s)0
-rw-r--r--sim/testsuite/bfin/c_cc2dreg.s (renamed from sim/testsuite/sim/bfin/c_cc2dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_cc2stat_cc_ac.S (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S)0
-rw-r--r--sim/testsuite/bfin/c_cc2stat_cc_an.s (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_an.s)0
-rw-r--r--sim/testsuite/bfin/c_cc2stat_cc_aq.s (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s)0
-rw-r--r--sim/testsuite/bfin/c_cc2stat_cc_av0.S (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S)0
-rw-r--r--sim/testsuite/bfin/c_cc2stat_cc_av1.S (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S)0
-rw-r--r--sim/testsuite/bfin/c_cc2stat_cc_az.s (renamed from sim/testsuite/sim/bfin/c_cc2stat_cc_az.s)0
-rw-r--r--sim/testsuite/bfin/c_cc_flag_ccmv_depend.S (renamed from sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S)0
-rw-r--r--sim/testsuite/bfin/c_cc_flagdreg_mvbrsft.s (renamed from sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s)0
-rw-r--r--sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_s1.s (renamed from sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s)0
-rw-r--r--sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_sn.s (renamed from sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s)0
-rw-r--r--sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft.s (renamed from sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s)0
-rw-r--r--sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_s1.s (renamed from sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s)0
-rw-r--r--sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_sn.S (renamed from sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_a0a1.S (renamed from sim/testsuite/sim/bfin/c_ccflag_a0a1.S)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_dr_dr_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_dr_imm3.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_dr_imm3_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_pr_imm3.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_pr_imm3_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ccflag_pr_pr_uu.s (renamed from sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s)0
-rw-r--r--sim/testsuite/bfin/c_ccmv_cc_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_ccmv_cc_dr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ccmv_cc_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ccmv_ncc_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_ccmv_ncc_dr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ccmv_ncc_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_dr_and_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_dr_minus_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_dr_mix.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_dr_or_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_dr_plus_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_dr_xor_dr.s (renamed from sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh1.s (renamed from sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s)0
-rw-r--r--sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh2.s (renamed from sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opd_dr_add_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opd_dr_add_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opd_dr_eq_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opd_dr_eq_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opd_flags.S (renamed from sim/testsuite/sim/bfin/c_compi2opd_flags.S)0
-rw-r--r--sim/testsuite/bfin/c_compi2opd_flags_2.S (renamed from sim/testsuite/sim/bfin/c_compi2opd_flags_2.S)0
-rw-r--r--sim/testsuite/bfin/c_compi2opp_pr_add_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opp_pr_add_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opp_pr_eq_i7_n.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s)0
-rw-r--r--sim/testsuite/bfin/c_compi2opp_pr_eq_i7_p.s (renamed from sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s)0
-rw-r--r--sim/testsuite/bfin/c_dagmodik_lnz_imgebl.s (renamed from sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s)0
-rw-r--r--sim/testsuite/bfin/c_dagmodik_lnz_imltbl.s (renamed from sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s)0
-rw-r--r--sim/testsuite/bfin/c_dagmodik_lz_inc_dec.s (renamed from sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s)0
-rw-r--r--sim/testsuite/bfin/c_dagmodim_lnz_imgebl.s (renamed from sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s)0
-rw-r--r--sim/testsuite/bfin/c_dagmodim_lnz_imltbl.s (renamed from sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s)0
-rw-r--r--sim/testsuite/bfin/c_dagmodim_lz_inc_dec.s (renamed from sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_a0_pm_a1.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_a0a1s.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_a_abs_a.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_a_neg_a.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_aa_absabs.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_aa_negneg.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_abs.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_abs.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_absabs.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_absabs.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_alhwx.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_awx.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_awx.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_byteop1ew.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_byteop2.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_byteop3.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_bytepack.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_byteunpack.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_disalnexcpt.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_max.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_max.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_maxmax.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_min.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_min.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_minmin.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_minmin.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_r_lh_a0pa1.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_r_negneg.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rh_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rh_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rh_rnd12_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rh_rnd12_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rh_rnd20_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rh_rnd20_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rl_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rl_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rl_rnd12_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rl_rnd12_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rl_rnd20_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rl_rnd20_p.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rlh_rnd.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rm.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rmm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rmm.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rmp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rmp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rpm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rpm.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rpp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rpp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rr_lph_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrpm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrpm_aa.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrpmmp.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft_x.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrppmm.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrppmm_sft.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_rrppmm_sft_x.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_saa.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_saa.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_sat_aa.S (renamed from sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_search.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_search.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32alu_sgn.s (renamed from sim/testsuite/sim/bfin/c_dsp32alu_sgn.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_a1a0_iuw32.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_a1a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_ih.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_iu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_tu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a0_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_ih.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_iu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_tu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1a0_iutsh.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_dr_a1a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a0_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a0_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a0_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a0_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1a0.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1a0_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1a0_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1a0_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1a0_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_a1a0_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mac_pair_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_ih.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_iu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_m_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_m_iutsh.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_m_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_m_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_m_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_t.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_tu.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_dr_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_m.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_m_i.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_m_is.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_m_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_m_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32mult_pair_u.s (renamed from sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_a0alr.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_af.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_af.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_af_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_af_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_ln_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_lp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_rn_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahalf_rp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahh.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ahh_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_align16.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_align16.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_align24.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_align24.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_align8.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_align8.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_amix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_amix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_bitmux.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_bxor.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_bxor.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_expadj_h.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_expadj_l.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_expadj_r.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_expexp_r.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_fdepx.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_fextx.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_fextx.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_lf.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lf.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_lhalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_lhalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_lhalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_lhalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_lhh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lhh.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_lmix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_lmix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_ones.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_ones.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_pack.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_pack.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_rot.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_rot.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_rot_mix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_signbits_r.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_signbits_rh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_signbits_rl.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_vmax.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_vmax.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shift_vmaxvmax.s (renamed from sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_a0alr.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_af.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_af.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_af_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_ahh_s.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_amix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_lf.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_lhalf_ln.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_lhalf_lp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_lhalf_rn.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_lhalf_rp.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_lhh.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_lmix.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s)0
-rw-r--r--sim/testsuite/bfin/c_dsp32shiftim_rot.s (renamed from sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_ld_dr_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_ld_dr_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_ld_dr_ippm.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_ld_drhi_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_ld_drhi_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_ld_drlo_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_ld_drlo_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_st_dr_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_st_dr_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_st_dr_ippm.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_st_drhi_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_st_drhi_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_st_drlo_i.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s)0
-rw-r--r--sim/testsuite/bfin/c_dspldst_st_drlo_ipp.s (renamed from sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s)0
-rw-r--r--sim/testsuite/bfin/c_except_illopcode.S (renamed from sim/testsuite/sim/bfin/c_except_illopcode.S)0
-rw-r--r--sim/testsuite/bfin/c_except_sys_sstep.S (renamed from sim/testsuite/sim/bfin/c_except_sys_sstep.S)0
-rw-r--r--sim/testsuite/bfin/c_except_user_mode.S (renamed from sim/testsuite/sim/bfin/c_except_user_mode.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_disable.S (renamed from sim/testsuite/sim/bfin/c_interr_disable.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_disable_enable.S (renamed from sim/testsuite/sim/bfin/c_interr_disable_enable.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_excpt.S (renamed from sim/testsuite/sim/bfin/c_interr_excpt.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_loopsetup_stld.S (renamed from sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_nested.S (renamed from sim/testsuite/sim/bfin/c_interr_nested.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_nmi.S (renamed from sim/testsuite/sim/bfin/c_interr_nmi.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_pending.S (renamed from sim/testsuite/sim/bfin/c_interr_pending.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_pending_2.S (renamed from sim/testsuite/sim/bfin/c_interr_pending_2.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_timer.S (renamed from sim/testsuite/sim/bfin/c_interr_timer.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_timer_reload.S (renamed from sim/testsuite/sim/bfin/c_interr_timer_reload.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_timer_tcount.S (renamed from sim/testsuite/sim/bfin/c_interr_timer_tcount.S)0
-rw-r--r--sim/testsuite/bfin/c_interr_timer_tscale.S (renamed from sim/testsuite/sim/bfin/c_interr_timer_tscale.S)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_drhi.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_drlo.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_h_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_h_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_h_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_l_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_l_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_l_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_lz_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_lz_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_lz_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_lzhi_dr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_lzhi_ibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_lzhi_pr.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ldimmhalf_pibml.s (renamed from sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_mm_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_mm_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_mm_xb.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_mm_xh.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_pp_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_pp_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_pp_xb.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_pp_xh.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_ppmm_hbx.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_xb.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_d_p_xh.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_p_p.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_p_p.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_p_p_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_ld_p_p_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_mm_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_mm_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_pp_b.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_d_pp_h.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_p.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_p.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_p_mm.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s)0
-rw-r--r--sim/testsuite/bfin/c_ldst_st_p_p_pp.s (renamed from sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_ld_dr_b.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_ld_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_ld_dr_xb.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_ld_dr_xh.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_ld_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_st_dr_b.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_st_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstidxl_st_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstii_ld_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstii_ld_dr_xh.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstii_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstii_ld_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_ld_preg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstii_st_dr_h.s (renamed from sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstii_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_st_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstii_st_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstii_st_preg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstiifp_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstiifp_ld_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstiifp_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstiifp_st_preg.s (renamed from sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_ld_dr_hi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_ld_dr_lo.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_ld_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_ld_h_xh.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_ld_lohi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_st_dr_hi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_st_dr_lo.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_st_dreg.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_ldstpmod_st_lohi.s (renamed from sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s)0
-rw-r--r--sim/testsuite/bfin/c_linkage.s (renamed from sim/testsuite/sim/bfin/c_linkage.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_alshft_mix.s (renamed from sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_arith_shft.s (renamed from sim/testsuite/sim/bfin/c_logi2op_arith_shft.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_bitclr.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bitclr.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_bitset.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bitset.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_bittgl.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bittgl.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_bittst.s (renamed from sim/testsuite/sim/bfin/c_logi2op_bittst.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_log_l_shft.s (renamed from sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_log_l_shft_astat.S (renamed from sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_log_r_shft.s (renamed from sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_log_r_shft_astat.S (renamed from sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S)0
-rw-r--r--sim/testsuite/bfin/c_logi2op_nbittst.s (renamed from sim/testsuite/sim/bfin/c_logi2op_nbittst.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_nested.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_nested_bot.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_nested_prelc.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_nested_top.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_nested_top.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_overlap.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_overlap.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_preg_div2_lc0.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_preg_div2_lc1.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_preg_lc0.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_preg_lc1.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_preg_stld.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_prelc.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_prelc.s)0
-rw-r--r--sim/testsuite/bfin/c_loopsetup_topbotcntr.s (renamed from sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s)0
-rw-r--r--sim/testsuite/bfin/c_mmr_interr_ctl.s (renamed from sim/testsuite/sim/bfin/c_mmr_interr_ctl.s)0
-rw-r--r--sim/testsuite/bfin/c_mmr_loop.S (renamed from sim/testsuite/sim/bfin/c_mmr_loop.S)0
-rw-r--r--sim/testsuite/bfin/c_mmr_loop_user_except.S (renamed from sim/testsuite/sim/bfin/c_mmr_loop_user_except.S)0
-rw-r--r--sim/testsuite/bfin/c_mmr_ppop_illegal_adr.S (renamed from sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S)0
-rw-r--r--sim/testsuite/bfin/c_mmr_ppopm_illegal_adr.S (renamed from sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S)0
-rw-r--r--sim/testsuite/bfin/c_mmr_timer.S (renamed from sim/testsuite/sim/bfin/c_mmr_timer.S)0
-rw-r--r--sim/testsuite/bfin/c_mode_supervisor.S (renamed from sim/testsuite/sim/bfin/c_mode_supervisor.S)0
-rw-r--r--sim/testsuite/bfin/c_mode_user.S (renamed from sim/testsuite/sim/bfin/c_mode_user.S)0
-rw-r--r--sim/testsuite/bfin/c_mode_user_superivsor.S (renamed from sim/testsuite/sim/bfin/c_mode_user_superivsor.S)0
-rw-r--r--sim/testsuite/bfin/c_multi_issue_dsp_ld_ld.s (renamed from sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s)0
-rw-r--r--sim/testsuite/bfin/c_multi_issue_dsp_ldst_1.s (renamed from sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s)0
-rw-r--r--sim/testsuite/bfin/c_multi_issue_dsp_ldst_2.s (renamed from sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_call_pcpr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_call_pr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_call_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_clisti_interr.S (renamed from sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_csync_mmr.S (renamed from sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_except_rtx.S (renamed from sim/testsuite/sim/bfin/c_progctrl_except_rtx.S)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_excpt.S (renamed from sim/testsuite/sim/bfin/c_progctrl_excpt.S)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_jump_pcpr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_jump_pr.s (renamed from sim/testsuite/sim/bfin/c_progctrl_jump_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_nop.s (renamed from sim/testsuite/sim/bfin/c_progctrl_nop.s)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_raise_rt_i_n.S (renamed from sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S)0
-rw-r--r--sim/testsuite/bfin/c_progctrl_rts.s (renamed from sim/testsuite/sim/bfin/c_progctrl_rts.s)0
-rw-r--r--sim/testsuite/bfin/c_ptr2op_pr_neg_pr.s (renamed from sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_ptr2op_pr_sft_2_1.s (renamed from sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s)0
-rw-r--r--sim/testsuite/bfin/c_ptr2op_pr_shadd_1_2.s (renamed from sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s)0
-rw-r--r--sim/testsuite/bfin/c_pushpopmultiple_dp.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s)0
-rw-r--r--sim/testsuite/bfin/c_pushpopmultiple_dp_pair.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s)0
-rw-r--r--sim/testsuite/bfin/c_pushpopmultiple_dreg.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s)0
-rw-r--r--sim/testsuite/bfin/c_pushpopmultiple_preg.s (renamed from sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_acc_acc.s (renamed from sim/testsuite/sim/bfin/c_regmv_acc_acc.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_dag_lz_dep.s (renamed from sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_dr_acc_acc.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_dr_dep_nostall.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_dr_dr.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_dr_imlb.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_imlb.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_dr_pr.s (renamed from sim/testsuite/sim/bfin/c_regmv_dr_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_imlb_dep_nostall.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_imlb_dep_stall.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_imlb_dr.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_imlb_imlb.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_imlb_pr.s (renamed from sim/testsuite/sim/bfin/c_regmv_imlb_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_pr_dep_nostall.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_pr_dep_stall.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_pr_dr.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_dr.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_pr_imlb.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_imlb.s)0
-rw-r--r--sim/testsuite/bfin/c_regmv_pr_pr.s (renamed from sim/testsuite/sim/bfin/c_regmv_pr_pr.s)0
-rw-r--r--sim/testsuite/bfin/c_seq_ac_raise_mv.S (renamed from sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ac_raise_mv_ppop.S (renamed from sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ac_regmv_pushpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_dec_raise_pushpop.S (renamed from sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex1_brcc_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex1_call_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex1_j_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex1_raise_brcc_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex1_raise_call_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex1_raise_j_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex2_brcc_mp_mv_pop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex2_mmr_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex2_mmrj_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex2_raise_mmr_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex2_raise_mmrj_mvpop.S (renamed from sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex3_ls_brcc_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex3_ls_mmr_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex3_ls_mmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_wb_cs_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_wb_rti_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (renamed from sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S)0
-rw-r--r--sim/testsuite/bfin/c_ujump.s (renamed from sim/testsuite/sim/bfin/c_ujump.s)0
-rw-r--r--sim/testsuite/bfin/cc-alu.S (renamed from sim/testsuite/sim/bfin/cc-alu.S)0
-rw-r--r--sim/testsuite/bfin/cc-astat-bits.s (renamed from sim/testsuite/sim/bfin/cc-astat-bits.s)0
-rw-r--r--sim/testsuite/bfin/cc0.s (renamed from sim/testsuite/sim/bfin/cc0.s)0
-rw-r--r--sim/testsuite/bfin/cc1.s (renamed from sim/testsuite/sim/bfin/cc1.s)0
-rw-r--r--sim/testsuite/bfin/cc5.S (renamed from sim/testsuite/sim/bfin/cc5.S)0
-rw-r--r--sim/testsuite/bfin/cec-exact-exception.S (renamed from sim/testsuite/sim/bfin/cec-exact-exception.S)0
-rw-r--r--sim/testsuite/bfin/cec-ifetch.S (renamed from sim/testsuite/sim/bfin/cec-ifetch.S)0
-rw-r--r--sim/testsuite/bfin/cec-multi-pending.S (renamed from sim/testsuite/sim/bfin/cec-multi-pending.S)0
-rw-r--r--sim/testsuite/bfin/cec-no-snen-reti.S (renamed from sim/testsuite/sim/bfin/cec-no-snen-reti.S)0
-rw-r--r--sim/testsuite/bfin/cec-non-operating-env.s (renamed from sim/testsuite/sim/bfin/cec-non-operating-env.s)0
-rw-r--r--sim/testsuite/bfin/cec-raise-reti.S (renamed from sim/testsuite/sim/bfin/cec-raise-reti.S)0
-rw-r--r--sim/testsuite/bfin/cec-snen-reti.S (renamed from sim/testsuite/sim/bfin/cec-snen-reti.S)0
-rw-r--r--sim/testsuite/bfin/cec-syscfg-ssstep.S (renamed from sim/testsuite/sim/bfin/cec-syscfg-ssstep.S)0
-rw-r--r--sim/testsuite/bfin/cec-system-call.S (renamed from sim/testsuite/sim/bfin/cec-system-call.S)0
-rw-r--r--sim/testsuite/bfin/cir.s (renamed from sim/testsuite/sim/bfin/cir.s)0
-rw-r--r--sim/testsuite/bfin/cir1.s (renamed from sim/testsuite/sim/bfin/cir1.s)0
-rw-r--r--sim/testsuite/bfin/cli-sti.s (renamed from sim/testsuite/sim/bfin/cli-sti.s)0
-rw-r--r--sim/testsuite/bfin/cmpacc.s (renamed from sim/testsuite/sim/bfin/cmpacc.s)0
-rw-r--r--sim/testsuite/bfin/cmpdreg.S (renamed from sim/testsuite/sim/bfin/cmpdreg.S)0
-rw-r--r--sim/testsuite/bfin/compare.s (renamed from sim/testsuite/sim/bfin/compare.s)0
-rw-r--r--sim/testsuite/bfin/conv_enc_gen.s (renamed from sim/testsuite/sim/bfin/conv_enc_gen.s)0
-rw-r--r--sim/testsuite/bfin/cycles.s (renamed from sim/testsuite/sim/bfin/cycles.s)0
-rw-r--r--sim/testsuite/bfin/d0.s (renamed from sim/testsuite/sim/bfin/d0.s)0
-rw-r--r--sim/testsuite/bfin/d1.s (renamed from sim/testsuite/sim/bfin/d1.s)0
-rw-r--r--sim/testsuite/bfin/d2.s (renamed from sim/testsuite/sim/bfin/d2.s)0
-rw-r--r--sim/testsuite/bfin/dbg_brprd_ntkn_src_kill.S (renamed from sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S)0
-rw-r--r--sim/testsuite/bfin/dbg_brtkn_nprd_src_kill.S (renamed from sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S)0
-rw-r--r--sim/testsuite/bfin/dbg_jmp_src_kill.S (renamed from sim/testsuite/sim/bfin/dbg_jmp_src_kill.S)0
-rw-r--r--sim/testsuite/bfin/dbg_tr_basic.S (renamed from sim/testsuite/sim/bfin/dbg_tr_basic.S)0
-rw-r--r--sim/testsuite/bfin/dbg_tr_simplejp.S (renamed from sim/testsuite/sim/bfin/dbg_tr_simplejp.S)0
-rw-r--r--sim/testsuite/bfin/dbg_tr_tbuf0.S (renamed from sim/testsuite/sim/bfin/dbg_tr_tbuf0.S)0
-rw-r--r--sim/testsuite/bfin/dbg_tr_umode.S (renamed from sim/testsuite/sim/bfin/dbg_tr_umode.S)0
-rw-r--r--sim/testsuite/bfin/disalnexcpt_implicit.S (renamed from sim/testsuite/sim/bfin/disalnexcpt_implicit.S)0
-rw-r--r--sim/testsuite/bfin/div0.s (renamed from sim/testsuite/sim/bfin/div0.s)0
-rw-r--r--sim/testsuite/bfin/divq.s (renamed from sim/testsuite/sim/bfin/divq.s)0
-rw-r--r--sim/testsuite/bfin/dotproduct.s (renamed from sim/testsuite/sim/bfin/dotproduct.s)0
-rw-r--r--sim/testsuite/bfin/dotproduct2.s (renamed from sim/testsuite/sim/bfin/dotproduct2.s)0
-rw-r--r--sim/testsuite/bfin/double_prec_mult.s (renamed from sim/testsuite/sim/bfin/double_prec_mult.s)0
-rw-r--r--sim/testsuite/bfin/dsp_a4.s (renamed from sim/testsuite/sim/bfin/dsp_a4.s)0
-rw-r--r--sim/testsuite/bfin/dsp_a7.s (renamed from sim/testsuite/sim/bfin/dsp_a7.s)0
-rw-r--r--sim/testsuite/bfin/dsp_a8.s (renamed from sim/testsuite/sim/bfin/dsp_a8.s)0
-rw-r--r--sim/testsuite/bfin/dsp_d0.s (renamed from sim/testsuite/sim/bfin/dsp_d0.s)0
-rw-r--r--sim/testsuite/bfin/dsp_d1.s (renamed from sim/testsuite/sim/bfin/dsp_d1.s)0
-rw-r--r--sim/testsuite/bfin/dsp_neg.S (renamed from sim/testsuite/sim/bfin/dsp_neg.S)0
-rw-r--r--sim/testsuite/bfin/dsp_s1.s (renamed from sim/testsuite/sim/bfin/dsp_s1.s)0
-rw-r--r--sim/testsuite/bfin/e0.s (renamed from sim/testsuite/sim/bfin/e0.s)0
-rw-r--r--sim/testsuite/bfin/edn_snafu.s (renamed from sim/testsuite/sim/bfin/edn_snafu.s)0
-rw-r--r--sim/testsuite/bfin/eu_dsp32mac_s.s (renamed from sim/testsuite/sim/bfin/eu_dsp32mac_s.s)0
-rw-r--r--sim/testsuite/bfin/events.s (renamed from sim/testsuite/sim/bfin/events.s)0
-rw-r--r--sim/testsuite/bfin/f221.s (renamed from sim/testsuite/sim/bfin/f221.s)0
-rw-r--r--sim/testsuite/bfin/fact.s (renamed from sim/testsuite/sim/bfin/fact.s)0
-rw-r--r--sim/testsuite/bfin/fir.s (renamed from sim/testsuite/sim/bfin/fir.s)0
-rw-r--r--sim/testsuite/bfin/fsm.s (renamed from sim/testsuite/sim/bfin/fsm.s)0
-rw-r--r--sim/testsuite/bfin/greg2.s (renamed from sim/testsuite/sim/bfin/greg2.s)0
-rw-r--r--sim/testsuite/bfin/hwloop-bits.S (renamed from sim/testsuite/sim/bfin/hwloop-bits.S)0
-rw-r--r--sim/testsuite/bfin/hwloop-branch-in.s (renamed from sim/testsuite/sim/bfin/hwloop-branch-in.s)0
-rw-r--r--sim/testsuite/bfin/hwloop-branch-out.s (renamed from sim/testsuite/sim/bfin/hwloop-branch-out.s)0
-rw-r--r--sim/testsuite/bfin/hwloop-lt-bits.s (renamed from sim/testsuite/sim/bfin/hwloop-lt-bits.s)0
-rw-r--r--sim/testsuite/bfin/hwloop-nested.s (renamed from sim/testsuite/sim/bfin/hwloop-nested.s)0
-rw-r--r--sim/testsuite/bfin/i0.s (renamed from sim/testsuite/sim/bfin/i0.s)0
-rw-r--r--sim/testsuite/bfin/iir.s (renamed from sim/testsuite/sim/bfin/iir.s)0
-rw-r--r--sim/testsuite/bfin/issue103.s (renamed from sim/testsuite/sim/bfin/issue103.s)0
-rw-r--r--sim/testsuite/bfin/issue109.s (renamed from sim/testsuite/sim/bfin/issue109.s)0
-rw-r--r--sim/testsuite/bfin/issue112.s (renamed from sim/testsuite/sim/bfin/issue112.s)0
-rw-r--r--sim/testsuite/bfin/issue113.s (renamed from sim/testsuite/sim/bfin/issue113.s)0
-rw-r--r--sim/testsuite/bfin/issue117.s (renamed from sim/testsuite/sim/bfin/issue117.s)0
-rw-r--r--sim/testsuite/bfin/issue118.s (renamed from sim/testsuite/sim/bfin/issue118.s)0
-rw-r--r--sim/testsuite/bfin/issue119.s (renamed from sim/testsuite/sim/bfin/issue119.s)0
-rw-r--r--sim/testsuite/bfin/issue121.s (renamed from sim/testsuite/sim/bfin/issue121.s)0
-rw-r--r--sim/testsuite/bfin/issue123.s (renamed from sim/testsuite/sim/bfin/issue123.s)0
-rw-r--r--sim/testsuite/bfin/issue124.s (renamed from sim/testsuite/sim/bfin/issue124.s)0
-rw-r--r--sim/testsuite/bfin/issue125.s (renamed from sim/testsuite/sim/bfin/issue125.s)0
-rw-r--r--sim/testsuite/bfin/issue126.s (renamed from sim/testsuite/sim/bfin/issue126.s)0
-rw-r--r--sim/testsuite/bfin/issue127.s (renamed from sim/testsuite/sim/bfin/issue127.s)0
-rw-r--r--sim/testsuite/bfin/issue129.s (renamed from sim/testsuite/sim/bfin/issue129.s)0
-rw-r--r--sim/testsuite/bfin/issue139.S (renamed from sim/testsuite/sim/bfin/issue139.S)0
-rw-r--r--sim/testsuite/bfin/issue140.S (renamed from sim/testsuite/sim/bfin/issue140.S)0
-rw-r--r--sim/testsuite/bfin/issue142.s (renamed from sim/testsuite/sim/bfin/issue142.s)0
-rw-r--r--sim/testsuite/bfin/issue144.s (renamed from sim/testsuite/sim/bfin/issue144.s)0
-rw-r--r--sim/testsuite/bfin/issue146.S (renamed from sim/testsuite/sim/bfin/issue146.S)0
-rw-r--r--sim/testsuite/bfin/issue175.s (renamed from sim/testsuite/sim/bfin/issue175.s)0
-rw-r--r--sim/testsuite/bfin/issue205.s (renamed from sim/testsuite/sim/bfin/issue205.s)0
-rw-r--r--sim/testsuite/bfin/issue257.s (renamed from sim/testsuite/sim/bfin/issue257.s)0
-rw-r--r--sim/testsuite/bfin/issue272.S (renamed from sim/testsuite/sim/bfin/issue272.S)0
-rw-r--r--sim/testsuite/bfin/issue83.s (renamed from sim/testsuite/sim/bfin/issue83.s)0
-rw-r--r--sim/testsuite/bfin/issue89.s (renamed from sim/testsuite/sim/bfin/issue89.s)0
-rw-r--r--sim/testsuite/bfin/l0.s (renamed from sim/testsuite/sim/bfin/l0.s)0
-rw-r--r--sim/testsuite/bfin/l0shift.s (renamed from sim/testsuite/sim/bfin/l0shift.s)0
-rw-r--r--sim/testsuite/bfin/l2_loop.s (renamed from sim/testsuite/sim/bfin/l2_loop.s)0
-rw-r--r--sim/testsuite/bfin/link-2.s (renamed from sim/testsuite/sim/bfin/link-2.s)0
-rw-r--r--sim/testsuite/bfin/link.s (renamed from sim/testsuite/sim/bfin/link.s)0
-rw-r--r--sim/testsuite/bfin/lmu_cplb_multiple0.S (renamed from sim/testsuite/sim/bfin/lmu_cplb_multiple0.S)0
-rw-r--r--sim/testsuite/bfin/lmu_cplb_multiple1.S (renamed from sim/testsuite/sim/bfin/lmu_cplb_multiple1.S)0
-rw-r--r--sim/testsuite/bfin/lmu_excpt_align.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_align.S)0
-rw-r--r--sim/testsuite/bfin/lmu_excpt_default.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_default.S)0
-rw-r--r--sim/testsuite/bfin/lmu_excpt_illaddr.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_illaddr.S)0
-rw-r--r--sim/testsuite/bfin/lmu_excpt_prot0.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_prot0.S)0
-rw-r--r--sim/testsuite/bfin/lmu_excpt_prot1.S (renamed from sim/testsuite/sim/bfin/lmu_excpt_prot1.S)0
-rw-r--r--sim/testsuite/bfin/load.s (renamed from sim/testsuite/sim/bfin/load.s)0
-rw-r--r--sim/testsuite/bfin/logic.s (renamed from sim/testsuite/sim/bfin/logic.s)0
-rw-r--r--sim/testsuite/bfin/loop_snafu.s (renamed from sim/testsuite/sim/bfin/loop_snafu.s)0
-rw-r--r--sim/testsuite/bfin/loop_strncpy.s (renamed from sim/testsuite/sim/bfin/loop_strncpy.s)0
-rw-r--r--sim/testsuite/bfin/lp0.s (renamed from sim/testsuite/sim/bfin/lp0.s)0
-rw-r--r--sim/testsuite/bfin/lp1.s (renamed from sim/testsuite/sim/bfin/lp1.s)0
-rw-r--r--sim/testsuite/bfin/lsetup.s (renamed from sim/testsuite/sim/bfin/lsetup.s)0
-rw-r--r--sim/testsuite/bfin/m0boundary.s (renamed from sim/testsuite/sim/bfin/m0boundary.s)0
-rw-r--r--sim/testsuite/bfin/m1.S (renamed from sim/testsuite/sim/bfin/m1.S)0
-rw-r--r--sim/testsuite/bfin/m10.s (renamed from sim/testsuite/sim/bfin/m10.s)0
-rw-r--r--sim/testsuite/bfin/m11.s (renamed from sim/testsuite/sim/bfin/m11.s)0
-rw-r--r--sim/testsuite/bfin/m12.s (renamed from sim/testsuite/sim/bfin/m12.s)0
-rw-r--r--sim/testsuite/bfin/m13.s (renamed from sim/testsuite/sim/bfin/m13.s)0
-rw-r--r--sim/testsuite/bfin/m14.s (renamed from sim/testsuite/sim/bfin/m14.s)0
-rw-r--r--sim/testsuite/bfin/m15.s (renamed from sim/testsuite/sim/bfin/m15.s)0
-rw-r--r--sim/testsuite/bfin/m16.s (renamed from sim/testsuite/sim/bfin/m16.s)0
-rw-r--r--sim/testsuite/bfin/m17.s (renamed from sim/testsuite/sim/bfin/m17.s)0
-rw-r--r--sim/testsuite/bfin/m2.s (renamed from sim/testsuite/sim/bfin/m2.s)0
-rw-r--r--sim/testsuite/bfin/m3.s (renamed from sim/testsuite/sim/bfin/m3.s)0
-rw-r--r--sim/testsuite/bfin/m4.s (renamed from sim/testsuite/sim/bfin/m4.s)0
-rw-r--r--sim/testsuite/bfin/m5.s (renamed from sim/testsuite/sim/bfin/m5.s)0
-rw-r--r--sim/testsuite/bfin/m6.s (renamed from sim/testsuite/sim/bfin/m6.s)0
-rw-r--r--sim/testsuite/bfin/m7.s (renamed from sim/testsuite/sim/bfin/m7.s)0
-rw-r--r--sim/testsuite/bfin/m8.s (renamed from sim/testsuite/sim/bfin/m8.s)0
-rw-r--r--sim/testsuite/bfin/m9.s (renamed from sim/testsuite/sim/bfin/m9.s)0
-rw-r--r--sim/testsuite/bfin/mac2halfreg.S (renamed from sim/testsuite/sim/bfin/mac2halfreg.S)0
-rw-r--r--sim/testsuite/bfin/math.s (renamed from sim/testsuite/sim/bfin/math.s)0
-rw-r--r--sim/testsuite/bfin/max_min_flags.s (renamed from sim/testsuite/sim/bfin/max_min_flags.s)0
-rw-r--r--sim/testsuite/bfin/mc_s2.s (renamed from sim/testsuite/sim/bfin/mc_s2.s)0
-rw-r--r--sim/testsuite/bfin/mdma-32bit-1d-neg-count.c (renamed from sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c)0
-rw-r--r--sim/testsuite/bfin/mdma-32bit-1d.c (renamed from sim/testsuite/sim/bfin/mdma-32bit-1d.c)0
-rw-r--r--sim/testsuite/bfin/mdma-8bit-1d-neg-count.c (renamed from sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c)0
-rw-r--r--sim/testsuite/bfin/mdma-8bit-1d.c (renamed from sim/testsuite/sim/bfin/mdma-8bit-1d.c)0
-rw-r--r--sim/testsuite/bfin/mdma-skel.h (renamed from sim/testsuite/sim/bfin/mdma-skel.h)0
-rw-r--r--sim/testsuite/bfin/mem3.s (renamed from sim/testsuite/sim/bfin/mem3.s)0
-rw-r--r--sim/testsuite/bfin/mmr-exception.s (renamed from sim/testsuite/sim/bfin/mmr-exception.s)0
-rw-r--r--sim/testsuite/bfin/move.s (renamed from sim/testsuite/sim/bfin/move.s)0
-rw-r--r--sim/testsuite/bfin/msa_acp_5.10.S (renamed from sim/testsuite/sim/bfin/msa_acp_5.10.S)0
-rw-r--r--sim/testsuite/bfin/msa_acp_5.12_1.S (renamed from sim/testsuite/sim/bfin/msa_acp_5.12_1.S)0
-rw-r--r--sim/testsuite/bfin/msa_acp_5.12_2.S (renamed from sim/testsuite/sim/bfin/msa_acp_5.12_2.S)0
-rw-r--r--sim/testsuite/bfin/msa_acp_5_10.s (renamed from sim/testsuite/sim/bfin/msa_acp_5_10.s)0
-rw-r--r--sim/testsuite/bfin/mult.s (renamed from sim/testsuite/sim/bfin/mult.s)0
-rw-r--r--sim/testsuite/bfin/neg-2.S (renamed from sim/testsuite/sim/bfin/neg-2.S)0
-rw-r--r--sim/testsuite/bfin/neg-3.S (renamed from sim/testsuite/sim/bfin/neg-3.S)0
-rw-r--r--sim/testsuite/bfin/neg.S (renamed from sim/testsuite/sim/bfin/neg.S)0
-rw-r--r--sim/testsuite/bfin/nshift.s (renamed from sim/testsuite/sim/bfin/nshift.s)0
-rw-r--r--sim/testsuite/bfin/pr.s (renamed from sim/testsuite/sim/bfin/pr.s)0
-rw-r--r--sim/testsuite/bfin/push-pop-multiple.s (renamed from sim/testsuite/sim/bfin/push-pop-multiple.s)0
-rw-r--r--sim/testsuite/bfin/push-pop.s (renamed from sim/testsuite/sim/bfin/push-pop.s)0
-rw-r--r--sim/testsuite/bfin/pushpopreg_1.s (renamed from sim/testsuite/sim/bfin/pushpopreg_1.s)0
-rw-r--r--sim/testsuite/bfin/quadaddsub.s (renamed from sim/testsuite/sim/bfin/quadaddsub.s)0
-rw-r--r--sim/testsuite/bfin/random_0001.s (renamed from sim/testsuite/sim/bfin/random_0001.s)0
-rw-r--r--sim/testsuite/bfin/random_0002.S (renamed from sim/testsuite/sim/bfin/random_0002.S)0
-rw-r--r--sim/testsuite/bfin/random_0003.S (renamed from sim/testsuite/sim/bfin/random_0003.S)0
-rw-r--r--sim/testsuite/bfin/random_0004.S (renamed from sim/testsuite/sim/bfin/random_0004.S)0
-rw-r--r--sim/testsuite/bfin/random_0005.S (renamed from sim/testsuite/sim/bfin/random_0005.S)0
-rw-r--r--sim/testsuite/bfin/random_0006.S (renamed from sim/testsuite/sim/bfin/random_0006.S)0
-rw-r--r--sim/testsuite/bfin/random_0007.S (renamed from sim/testsuite/sim/bfin/random_0007.S)0
-rw-r--r--sim/testsuite/bfin/random_0008.S (renamed from sim/testsuite/sim/bfin/random_0008.S)0
-rw-r--r--sim/testsuite/bfin/random_0009.S (renamed from sim/testsuite/sim/bfin/random_0009.S)0
-rw-r--r--sim/testsuite/bfin/random_0010.S (renamed from sim/testsuite/sim/bfin/random_0010.S)0
-rw-r--r--sim/testsuite/bfin/random_0011.S (renamed from sim/testsuite/sim/bfin/random_0011.S)0
-rw-r--r--sim/testsuite/bfin/random_0012.S (renamed from sim/testsuite/sim/bfin/random_0012.S)0
-rw-r--r--sim/testsuite/bfin/random_0013.S (renamed from sim/testsuite/sim/bfin/random_0013.S)0
-rw-r--r--sim/testsuite/bfin/random_0014.S (renamed from sim/testsuite/sim/bfin/random_0014.S)0
-rw-r--r--sim/testsuite/bfin/random_0015.S (renamed from sim/testsuite/sim/bfin/random_0015.S)0
-rw-r--r--sim/testsuite/bfin/random_0016.S (renamed from sim/testsuite/sim/bfin/random_0016.S)0
-rw-r--r--sim/testsuite/bfin/random_0017.S (renamed from sim/testsuite/sim/bfin/random_0017.S)0
-rw-r--r--sim/testsuite/bfin/random_0018.S (renamed from sim/testsuite/sim/bfin/random_0018.S)0
-rw-r--r--sim/testsuite/bfin/random_0019.S (renamed from sim/testsuite/sim/bfin/random_0019.S)0
-rw-r--r--sim/testsuite/bfin/random_0020.S (renamed from sim/testsuite/sim/bfin/random_0020.S)0
-rw-r--r--sim/testsuite/bfin/random_0021.S (renamed from sim/testsuite/sim/bfin/random_0021.S)0
-rw-r--r--sim/testsuite/bfin/random_0022.S (renamed from sim/testsuite/sim/bfin/random_0022.S)0
-rw-r--r--sim/testsuite/bfin/random_0023.S (renamed from sim/testsuite/sim/bfin/random_0023.S)0
-rw-r--r--sim/testsuite/bfin/random_0024.S (renamed from sim/testsuite/sim/bfin/random_0024.S)0
-rw-r--r--sim/testsuite/bfin/random_0025.S (renamed from sim/testsuite/sim/bfin/random_0025.S)0
-rw-r--r--sim/testsuite/bfin/random_0026.S (renamed from sim/testsuite/sim/bfin/random_0026.S)0
-rw-r--r--sim/testsuite/bfin/random_0027.S (renamed from sim/testsuite/sim/bfin/random_0027.S)0
-rw-r--r--sim/testsuite/bfin/random_0028.S (renamed from sim/testsuite/sim/bfin/random_0028.S)0
-rw-r--r--sim/testsuite/bfin/random_0029.S (renamed from sim/testsuite/sim/bfin/random_0029.S)0
-rw-r--r--sim/testsuite/bfin/random_0030.S (renamed from sim/testsuite/sim/bfin/random_0030.S)0
-rw-r--r--sim/testsuite/bfin/random_0031.S (renamed from sim/testsuite/sim/bfin/random_0031.S)0
-rw-r--r--sim/testsuite/bfin/random_0032.S (renamed from sim/testsuite/sim/bfin/random_0032.S)0
-rw-r--r--sim/testsuite/bfin/random_0033.S (renamed from sim/testsuite/sim/bfin/random_0033.S)0
-rw-r--r--sim/testsuite/bfin/random_0034.S (renamed from sim/testsuite/sim/bfin/random_0034.S)0
-rw-r--r--sim/testsuite/bfin/random_0035.S (renamed from sim/testsuite/sim/bfin/random_0035.S)0
-rw-r--r--sim/testsuite/bfin/random_0036.S (renamed from sim/testsuite/sim/bfin/random_0036.S)0
-rw-r--r--sim/testsuite/bfin/random_0037.S (renamed from sim/testsuite/sim/bfin/random_0037.S)0
-rwxr-xr-xsim/testsuite/bfin/run-tests.sh (renamed from sim/testsuite/sim/bfin/run-tests.sh)0
-rw-r--r--sim/testsuite/bfin/s0.s (renamed from sim/testsuite/sim/bfin/s0.s)0
-rw-r--r--sim/testsuite/bfin/s1.s (renamed from sim/testsuite/sim/bfin/s1.s)0
-rw-r--r--sim/testsuite/bfin/s10.s (renamed from sim/testsuite/sim/bfin/s10.s)0
-rw-r--r--sim/testsuite/bfin/s11.s (renamed from sim/testsuite/sim/bfin/s11.s)0
-rw-r--r--sim/testsuite/bfin/s12.s (renamed from sim/testsuite/sim/bfin/s12.s)0
-rw-r--r--sim/testsuite/bfin/s13.s (renamed from sim/testsuite/sim/bfin/s13.s)0
-rw-r--r--sim/testsuite/bfin/s14.s (renamed from sim/testsuite/sim/bfin/s14.s)0
-rw-r--r--sim/testsuite/bfin/s15.s (renamed from sim/testsuite/sim/bfin/s15.s)0
-rw-r--r--sim/testsuite/bfin/s16.s (renamed from sim/testsuite/sim/bfin/s16.s)0
-rw-r--r--sim/testsuite/bfin/s17.s (renamed from sim/testsuite/sim/bfin/s17.s)0
-rw-r--r--sim/testsuite/bfin/s18.s (renamed from sim/testsuite/sim/bfin/s18.s)0
-rw-r--r--sim/testsuite/bfin/s19.s (renamed from sim/testsuite/sim/bfin/s19.s)0
-rw-r--r--sim/testsuite/bfin/s2.s (renamed from sim/testsuite/sim/bfin/s2.s)0
-rw-r--r--sim/testsuite/bfin/s20.s (renamed from sim/testsuite/sim/bfin/s20.s)0
-rw-r--r--sim/testsuite/bfin/s21.s (renamed from sim/testsuite/sim/bfin/s21.s)0
-rw-r--r--sim/testsuite/bfin/s3.s (renamed from sim/testsuite/sim/bfin/s3.s)0
-rw-r--r--sim/testsuite/bfin/s30.s (renamed from sim/testsuite/sim/bfin/s30.s)0
-rw-r--r--sim/testsuite/bfin/s4.s (renamed from sim/testsuite/sim/bfin/s4.s)0
-rw-r--r--sim/testsuite/bfin/s5.s (renamed from sim/testsuite/sim/bfin/s5.s)0
-rw-r--r--sim/testsuite/bfin/s6.s (renamed from sim/testsuite/sim/bfin/s6.s)0
-rw-r--r--sim/testsuite/bfin/s7.s (renamed from sim/testsuite/sim/bfin/s7.s)0
-rw-r--r--sim/testsuite/bfin/s8.s (renamed from sim/testsuite/sim/bfin/s8.s)0
-rw-r--r--sim/testsuite/bfin/s9.s (renamed from sim/testsuite/sim/bfin/s9.s)0
-rw-r--r--sim/testsuite/bfin/saatest.s (renamed from sim/testsuite/sim/bfin/saatest.s)0
-rw-r--r--sim/testsuite/bfin/se_all16bitopcodes.S (renamed from sim/testsuite/sim/bfin/se_all16bitopcodes.S)0
-rw-r--r--sim/testsuite/bfin/se_all32bitopcodes.S (renamed from sim/testsuite/sim/bfin/se_all32bitopcodes.S)0
-rw-r--r--sim/testsuite/bfin/se_all32bitopcodes.lds (renamed from sim/testsuite/sim/bfin/se_all32bitopcodes.lds)0
-rw-r--r--sim/testsuite/bfin/se_all64bitg0opcodes.S (renamed from sim/testsuite/sim/bfin/se_all64bitg0opcodes.S)0
-rw-r--r--sim/testsuite/bfin/se_all64bitg1opcodes.S (renamed from sim/testsuite/sim/bfin/se_all64bitg1opcodes.S)0
-rw-r--r--sim/testsuite/bfin/se_all64bitg2opcodes.S (renamed from sim/testsuite/sim/bfin/se_all64bitg2opcodes.S)0
-rw-r--r--sim/testsuite/bfin/se_allopcodes.h (renamed from sim/testsuite/sim/bfin/se_allopcodes.h)0
-rw-r--r--sim/testsuite/bfin/se_brtarget_stall.S (renamed from sim/testsuite/sim/bfin/se_brtarget_stall.S)0
-rw-r--r--sim/testsuite/bfin/se_bug_ui.S (renamed from sim/testsuite/sim/bfin/se_bug_ui.S)0
-rw-r--r--sim/testsuite/bfin/se_bug_ui2.S (renamed from sim/testsuite/sim/bfin/se_bug_ui2.S)0
-rw-r--r--sim/testsuite/bfin/se_bug_ui3.S (renamed from sim/testsuite/sim/bfin/se_bug_ui3.S)0
-rw-r--r--sim/testsuite/bfin/se_cc2stat_haz.S (renamed from sim/testsuite/sim/bfin/se_cc2stat_haz.S)0
-rw-r--r--sim/testsuite/bfin/se_cc_kill.S (renamed from sim/testsuite/sim/bfin/se_cc_kill.S)0
-rw-r--r--sim/testsuite/bfin/se_cof.S (renamed from sim/testsuite/sim/bfin/se_cof.S)0
-rw-r--r--sim/testsuite/bfin/se_event_quad.S (renamed from sim/testsuite/sim/bfin/se_event_quad.S)0
-rw-r--r--sim/testsuite/bfin/se_excpt_dagprotviol.S (renamed from sim/testsuite/sim/bfin/se_excpt_dagprotviol.S)0
-rw-r--r--sim/testsuite/bfin/se_excpt_ifprotviol.S (renamed from sim/testsuite/sim/bfin/se_excpt_ifprotviol.S)0
-rw-r--r--sim/testsuite/bfin/se_excpt_ssstep.S (renamed from sim/testsuite/sim/bfin/se_excpt_ssstep.S)0
-rw-r--r--sim/testsuite/bfin/se_illegalcombination.S (renamed from sim/testsuite/sim/bfin/se_illegalcombination.S)0
-rw-r--r--sim/testsuite/bfin/se_kill_wbbr.S (renamed from sim/testsuite/sim/bfin/se_kill_wbbr.S)0
-rw-r--r--sim/testsuite/bfin/se_kills2.S (renamed from sim/testsuite/sim/bfin/se_kills2.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_disable.S (renamed from sim/testsuite/sim/bfin/se_loop_disable.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_kill.S (renamed from sim/testsuite/sim/bfin/se_loop_kill.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_kill_01.S (renamed from sim/testsuite/sim/bfin/se_loop_kill_01.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_kill_dcr.S (renamed from sim/testsuite/sim/bfin/se_loop_kill_dcr.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_kill_dcr_01.S (renamed from sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_lr.S (renamed from sim/testsuite/sim/bfin/se_loop_lr.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_mv2lb_stall.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_mv2lc.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lc.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_mv2lc_stall.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_mv2lt_stall.S (renamed from sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_nest_ppm.S (renamed from sim/testsuite/sim/bfin/se_loop_nest_ppm.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_nest_ppm_1.S (renamed from sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_nest_ppm_2.S (renamed from sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_ppm.S (renamed from sim/testsuite/sim/bfin/se_loop_ppm.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_ppm_1.S (renamed from sim/testsuite/sim/bfin/se_loop_ppm_1.S)0
-rw-r--r--sim/testsuite/bfin/se_loop_ppm_int.S (renamed from sim/testsuite/sim/bfin/se_loop_ppm_int.S)0
-rw-r--r--sim/testsuite/bfin/se_lsetup_kill.S (renamed from sim/testsuite/sim/bfin/se_lsetup_kill.S)0
-rw-r--r--sim/testsuite/bfin/se_misaligned_fetch.S (renamed from sim/testsuite/sim/bfin/se_misaligned_fetch.S)0
-rw-r--r--sim/testsuite/bfin/se_more_ret_haz.S (renamed from sim/testsuite/sim/bfin/se_more_ret_haz.S)0
-rw-r--r--sim/testsuite/bfin/se_mv2lp.S (renamed from sim/testsuite/sim/bfin/se_mv2lp.S)0
-rw-r--r--sim/testsuite/bfin/se_oneins_zoff.S (renamed from sim/testsuite/sim/bfin/se_oneins_zoff.S)0
-rw-r--r--sim/testsuite/bfin/se_popkill.S (renamed from sim/testsuite/sim/bfin/se_popkill.S)0
-rw-r--r--sim/testsuite/bfin/se_regmv_usp_sysreg.S (renamed from sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S)0
-rw-r--r--sim/testsuite/bfin/se_rets_hazard.s (renamed from sim/testsuite/sim/bfin/se_rets_hazard.s)0
-rw-r--r--sim/testsuite/bfin/se_rts_rti.S (renamed from sim/testsuite/sim/bfin/se_rts_rti.S)0
-rw-r--r--sim/testsuite/bfin/se_ssstep_dagprotviol.S (renamed from sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S)0
-rw-r--r--sim/testsuite/bfin/se_ssync.S (renamed from sim/testsuite/sim/bfin/se_ssync.S)0
-rw-r--r--sim/testsuite/bfin/se_stall_if2.S (renamed from sim/testsuite/sim/bfin/se_stall_if2.S)0
-rw-r--r--sim/testsuite/bfin/se_undefinedinstruction1.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction1.S)0
-rw-r--r--sim/testsuite/bfin/se_undefinedinstruction2.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction2.S)0
-rw-r--r--sim/testsuite/bfin/se_undefinedinstruction3.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction3.S)0
-rw-r--r--sim/testsuite/bfin/se_undefinedinstruction4.S (renamed from sim/testsuite/sim/bfin/se_undefinedinstruction4.S)0
-rw-r--r--sim/testsuite/bfin/se_usermode_protviol.S (renamed from sim/testsuite/sim/bfin/se_usermode_protviol.S)0
-rw-r--r--sim/testsuite/bfin/seqstat.s (renamed from sim/testsuite/sim/bfin/seqstat.s)0
-rw-r--r--sim/testsuite/bfin/sign.s (renamed from sim/testsuite/sim/bfin/sign.s)0
-rw-r--r--sim/testsuite/bfin/simple0.s (renamed from sim/testsuite/sim/bfin/simple0.s)0
-rw-r--r--sim/testsuite/bfin/sri.s (renamed from sim/testsuite/sim/bfin/sri.s)0
-rw-r--r--sim/testsuite/bfin/stk.s (renamed from sim/testsuite/sim/bfin/stk.s)0
-rw-r--r--sim/testsuite/bfin/stk2.s (renamed from sim/testsuite/sim/bfin/stk2.s)0
-rw-r--r--sim/testsuite/bfin/stk3.s (renamed from sim/testsuite/sim/bfin/stk3.s)0
-rw-r--r--sim/testsuite/bfin/stk4.s (renamed from sim/testsuite/sim/bfin/stk4.s)0
-rw-r--r--sim/testsuite/bfin/stk5.s (renamed from sim/testsuite/sim/bfin/stk5.s)0
-rw-r--r--sim/testsuite/bfin/stk6.s (renamed from sim/testsuite/sim/bfin/stk6.s)0
-rw-r--r--sim/testsuite/bfin/syscfg.s (renamed from sim/testsuite/sim/bfin/syscfg.s)0
-rw-r--r--sim/testsuite/bfin/tar10622.s (renamed from sim/testsuite/sim/bfin/tar10622.s)0
-rw-r--r--sim/testsuite/bfin/test-dma.h (renamed from sim/testsuite/sim/bfin/test-dma.h)0
-rw-r--r--sim/testsuite/bfin/test.h (renamed from sim/testsuite/sim/bfin/test.h)0
-rw-r--r--sim/testsuite/bfin/testset.s (renamed from sim/testsuite/sim/bfin/testset.s)0
-rw-r--r--sim/testsuite/bfin/testset2.s (renamed from sim/testsuite/sim/bfin/testset2.s)0
-rw-r--r--sim/testsuite/bfin/testutils.inc (renamed from sim/testsuite/sim/bfin/testutils.inc)0
-rw-r--r--sim/testsuite/bfin/unlink.S (renamed from sim/testsuite/sim/bfin/unlink.S)0
-rw-r--r--sim/testsuite/bfin/up0.s (renamed from sim/testsuite/sim/bfin/up0.s)0
-rw-r--r--sim/testsuite/bfin/usp.S (renamed from sim/testsuite/sim/bfin/usp.S)0
-rw-r--r--sim/testsuite/bfin/vec-abs-2.S (renamed from sim/testsuite/sim/bfin/vec-abs-2.S)0
-rw-r--r--sim/testsuite/bfin/vec-abs-3.S (renamed from sim/testsuite/sim/bfin/vec-abs-3.S)0
-rw-r--r--sim/testsuite/bfin/vec-abs.S (renamed from sim/testsuite/sim/bfin/vec-abs.S)0
-rw-r--r--sim/testsuite/bfin/vec-neg-2.S (renamed from sim/testsuite/sim/bfin/vec-neg-2.S)0
-rw-r--r--sim/testsuite/bfin/vec-neg-3.S (renamed from sim/testsuite/sim/bfin/vec-neg-3.S)0
-rw-r--r--sim/testsuite/bfin/vec-neg.S (renamed from sim/testsuite/sim/bfin/vec-neg.S)0
-rw-r--r--sim/testsuite/bfin/vecadd.s (renamed from sim/testsuite/sim/bfin/vecadd.s)0
-rw-r--r--sim/testsuite/bfin/vit_max.s (renamed from sim/testsuite/sim/bfin/vit_max.s)0
-rw-r--r--sim/testsuite/bfin/vit_max2.s (renamed from sim/testsuite/sim/bfin/vit_max2.s)0
-rw-r--r--sim/testsuite/bfin/viterbi2.s (renamed from sim/testsuite/sim/bfin/viterbi2.s)0
-rw-r--r--sim/testsuite/bfin/wtf.s (renamed from sim/testsuite/sim/bfin/wtf.s)0
-rw-r--r--sim/testsuite/bfin/x1.s (renamed from sim/testsuite/sim/bfin/x1.s)0
-rw-r--r--sim/testsuite/bfin/zcall.s (renamed from sim/testsuite/sim/bfin/zcall.s)0
-rw-r--r--sim/testsuite/bfin/zeroflagrnd.s (renamed from sim/testsuite/sim/bfin/zeroflagrnd.s)0
-rw-r--r--sim/testsuite/bpf/ChangeLog (renamed from sim/testsuite/sim/bpf/ChangeLog)0
-rw-r--r--sim/testsuite/bpf/allinsn.exp (renamed from sim/testsuite/sim/bpf/allinsn.exp)0
-rw-r--r--sim/testsuite/bpf/alu.s (renamed from sim/testsuite/sim/bpf/alu.s)0
-rw-r--r--sim/testsuite/bpf/alu32.s (renamed from sim/testsuite/sim/bpf/alu32.s)0
-rw-r--r--sim/testsuite/bpf/endbe.s (renamed from sim/testsuite/sim/bpf/endbe.s)0
-rw-r--r--sim/testsuite/bpf/endle.s (renamed from sim/testsuite/sim/bpf/endle.s)0
-rw-r--r--sim/testsuite/bpf/jmp.s (renamed from sim/testsuite/sim/bpf/jmp.s)0
-rw-r--r--sim/testsuite/bpf/jmp32.s (renamed from sim/testsuite/sim/bpf/jmp32.s)0
-rw-r--r--sim/testsuite/bpf/ldabs.s (renamed from sim/testsuite/sim/bpf/ldabs.s)0
-rw-r--r--sim/testsuite/bpf/mem.s (renamed from sim/testsuite/sim/bpf/mem.s)0
-rw-r--r--sim/testsuite/bpf/mov.s (renamed from sim/testsuite/sim/bpf/mov.s)0
-rw-r--r--sim/testsuite/bpf/testutils.inc (renamed from sim/testsuite/sim/bpf/testutils.inc)0
-rw-r--r--sim/testsuite/bpf/xadd.s (renamed from sim/testsuite/sim/bpf/xadd.s)0
-rw-r--r--sim/testsuite/cr16/ChangeLog (renamed from sim/testsuite/sim/cr16/ChangeLog)0
-rw-r--r--sim/testsuite/cr16/addb.cgs (renamed from sim/testsuite/sim/cr16/addb.cgs)0
-rw-r--r--sim/testsuite/cr16/addd.cgs (renamed from sim/testsuite/sim/cr16/addd.cgs)0
-rw-r--r--sim/testsuite/cr16/addi.cgs (renamed from sim/testsuite/sim/cr16/addi.cgs)0
-rw-r--r--sim/testsuite/cr16/addw.cgs (renamed from sim/testsuite/sim/cr16/addw.cgs)0
-rw-r--r--sim/testsuite/cr16/allinsn.exp (renamed from sim/testsuite/sim/cr16/allinsn.exp)0
-rw-r--r--sim/testsuite/cr16/andb.cgs (renamed from sim/testsuite/sim/cr16/andb.cgs)0
-rw-r--r--sim/testsuite/cr16/andd.cgs (renamed from sim/testsuite/sim/cr16/andd.cgs)0
-rw-r--r--sim/testsuite/cr16/andw.cgs (renamed from sim/testsuite/sim/cr16/andw.cgs)0
-rw-r--r--sim/testsuite/cr16/ashub.cgs (renamed from sim/testsuite/sim/cr16/ashub.cgs)0
-rw-r--r--sim/testsuite/cr16/ashub_i.cgs (renamed from sim/testsuite/sim/cr16/ashub_i.cgs)0
-rw-r--r--sim/testsuite/cr16/ashud.cgs (renamed from sim/testsuite/sim/cr16/ashud.cgs)0
-rw-r--r--sim/testsuite/cr16/ashud_i.cgs (renamed from sim/testsuite/sim/cr16/ashud_i.cgs)0
-rw-r--r--sim/testsuite/cr16/ashuw.cgs (renamed from sim/testsuite/sim/cr16/ashuw.cgs)0
-rw-r--r--sim/testsuite/cr16/ashuw_i.cgs (renamed from sim/testsuite/sim/cr16/ashuw_i.cgs)0
-rw-r--r--sim/testsuite/cr16/bal1_24.cgs (renamed from sim/testsuite/sim/cr16/bal1_24.cgs)0
-rw-r--r--sim/testsuite/cr16/bal2_24.cgs (renamed from sim/testsuite/sim/cr16/bal2_24.cgs)0
-rw-r--r--sim/testsuite/cr16/bcc.cgs (renamed from sim/testsuite/sim/cr16/bcc.cgs)0
-rw-r--r--sim/testsuite/cr16/bcs.cgs (renamed from sim/testsuite/sim/cr16/bcs.cgs)0
-rw-r--r--sim/testsuite/cr16/beq.cgs (renamed from sim/testsuite/sim/cr16/beq.cgs)0
-rw-r--r--sim/testsuite/cr16/beq0b.cgs (renamed from sim/testsuite/sim/cr16/beq0b.cgs)0
-rw-r--r--sim/testsuite/cr16/beq0w.cgs (renamed from sim/testsuite/sim/cr16/beq0w.cgs)0
-rw-r--r--sim/testsuite/cr16/bge.cgs (renamed from sim/testsuite/sim/cr16/bge.cgs)0
-rw-r--r--sim/testsuite/cr16/bgt.cgs (renamed from sim/testsuite/sim/cr16/bgt.cgs)0
-rw-r--r--sim/testsuite/cr16/bhi.cgs (renamed from sim/testsuite/sim/cr16/bhi.cgs)0
-rw-r--r--sim/testsuite/cr16/bhs.cgs (renamed from sim/testsuite/sim/cr16/bhs.cgs)0
-rw-r--r--sim/testsuite/cr16/bht.cgs (renamed from sim/testsuite/sim/cr16/bht.cgs)0
-rw-r--r--sim/testsuite/cr16/blo.cgs (renamed from sim/testsuite/sim/cr16/blo.cgs)0
-rw-r--r--sim/testsuite/cr16/bls.cgs (renamed from sim/testsuite/sim/cr16/bls.cgs)0
-rw-r--r--sim/testsuite/cr16/blt.cgs (renamed from sim/testsuite/sim/cr16/blt.cgs)0
-rw-r--r--sim/testsuite/cr16/bne.cgs (renamed from sim/testsuite/sim/cr16/bne.cgs)0
-rw-r--r--sim/testsuite/cr16/bne0b.cgs (renamed from sim/testsuite/sim/cr16/bne0b.cgs)0
-rw-r--r--sim/testsuite/cr16/bne0w.cgs (renamed from sim/testsuite/sim/cr16/bne0w.cgs)0
-rw-r--r--sim/testsuite/cr16/br.cgs (renamed from sim/testsuite/sim/cr16/br.cgs)0
-rw-r--r--sim/testsuite/cr16/cbitb.cgs (renamed from sim/testsuite/sim/cr16/cbitb.cgs)0
-rw-r--r--sim/testsuite/cr16/cbitw.cgs (renamed from sim/testsuite/sim/cr16/cbitw.cgs)0
-rw-r--r--sim/testsuite/cr16/cmpb.cgs (renamed from sim/testsuite/sim/cr16/cmpb.cgs)0
-rw-r--r--sim/testsuite/cr16/cmpb_i.cgs (renamed from sim/testsuite/sim/cr16/cmpb_i.cgs)0
-rw-r--r--sim/testsuite/cr16/cmpd.cgs (renamed from sim/testsuite/sim/cr16/cmpd.cgs)0
-rw-r--r--sim/testsuite/cr16/cmpd_i.cgs (renamed from sim/testsuite/sim/cr16/cmpd_i.cgs)0
-rw-r--r--sim/testsuite/cr16/cmpi.cgs (renamed from sim/testsuite/sim/cr16/cmpi.cgs)0
-rw-r--r--sim/testsuite/cr16/cmpw.cgs (renamed from sim/testsuite/sim/cr16/cmpw.cgs)0
-rw-r--r--sim/testsuite/cr16/cmpw_i.cgs (renamed from sim/testsuite/sim/cr16/cmpw_i.cgs)0
-rw-r--r--sim/testsuite/cr16/excp.cgs (renamed from sim/testsuite/sim/cr16/excp.cgs)0
-rw-r--r--sim/testsuite/cr16/hello.ms (renamed from sim/testsuite/sim/cr16/hello.ms)0
-rw-r--r--sim/testsuite/cr16/hw-trap.ms (renamed from sim/testsuite/sim/cr16/hw-trap.ms)0
-rw-r--r--sim/testsuite/cr16/jal.cgs (renamed from sim/testsuite/sim/cr16/jal.cgs)0
-rw-r--r--sim/testsuite/cr16/jcc.cgs (renamed from sim/testsuite/sim/cr16/jcc.cgs)0
-rw-r--r--sim/testsuite/cr16/jcs.cgs (renamed from sim/testsuite/sim/cr16/jcs.cgs)0
-rw-r--r--sim/testsuite/cr16/jeq.cgs (renamed from sim/testsuite/sim/cr16/jeq.cgs)0
-rw-r--r--sim/testsuite/cr16/jfc.cgs (renamed from sim/testsuite/sim/cr16/jfc.cgs)0
-rw-r--r--sim/testsuite/cr16/jfs.cgs (renamed from sim/testsuite/sim/cr16/jfs.cgs)0
-rw-r--r--sim/testsuite/cr16/jge.cgs (renamed from sim/testsuite/sim/cr16/jge.cgs)0
-rw-r--r--sim/testsuite/cr16/jgt.cgs (renamed from sim/testsuite/sim/cr16/jgt.cgs)0
-rw-r--r--sim/testsuite/cr16/jhi.cgs (renamed from sim/testsuite/sim/cr16/jhi.cgs)0
-rw-r--r--sim/testsuite/cr16/jhs.cgs (renamed from sim/testsuite/sim/cr16/jhs.cgs)0
-rw-r--r--sim/testsuite/cr16/jlo.cgs (renamed from sim/testsuite/sim/cr16/jlo.cgs)0
-rw-r--r--sim/testsuite/cr16/jls.cgs (renamed from sim/testsuite/sim/cr16/jls.cgs)0
-rw-r--r--sim/testsuite/cr16/jlt.cgs (renamed from sim/testsuite/sim/cr16/jlt.cgs)0
-rw-r--r--sim/testsuite/cr16/jne.cgs (renamed from sim/testsuite/sim/cr16/jne.cgs)0
-rw-r--r--sim/testsuite/cr16/jump.cgs (renamed from sim/testsuite/sim/cr16/jump.cgs)0
-rw-r--r--sim/testsuite/cr16/loadb.cgs (renamed from sim/testsuite/sim/cr16/loadb.cgs)0
-rw-r--r--sim/testsuite/cr16/loadd.cgs (renamed from sim/testsuite/sim/cr16/loadd.cgs)0
-rw-r--r--sim/testsuite/cr16/loadm.cgs (renamed from sim/testsuite/sim/cr16/loadm.cgs)0
-rw-r--r--sim/testsuite/cr16/loadmp.cgs (renamed from sim/testsuite/sim/cr16/loadmp.cgs)0
-rw-r--r--sim/testsuite/cr16/loadw.cgs (renamed from sim/testsuite/sim/cr16/loadw.cgs)0
-rw-r--r--sim/testsuite/cr16/lpr-spr.cgs (renamed from sim/testsuite/sim/cr16/lpr-spr.cgs)0
-rw-r--r--sim/testsuite/cr16/lprd-sprd.cgs (renamed from sim/testsuite/sim/cr16/lprd-sprd.cgs)0
-rw-r--r--sim/testsuite/cr16/lshb.cgs (renamed from sim/testsuite/sim/cr16/lshb.cgs)0
-rw-r--r--sim/testsuite/cr16/lshb_i.cgs (renamed from sim/testsuite/sim/cr16/lshb_i.cgs)0
-rw-r--r--sim/testsuite/cr16/lshd.cgs (renamed from sim/testsuite/sim/cr16/lshd.cgs)0
-rw-r--r--sim/testsuite/cr16/lshd_i.cgs (renamed from sim/testsuite/sim/cr16/lshd_i.cgs)0
-rw-r--r--sim/testsuite/cr16/lshw.cgs (renamed from sim/testsuite/sim/cr16/lshw.cgs)0
-rw-r--r--sim/testsuite/cr16/lshw_i.cgs (renamed from sim/testsuite/sim/cr16/lshw_i.cgs)0
-rw-r--r--sim/testsuite/cr16/macqw.cgs (renamed from sim/testsuite/sim/cr16/macqw.cgs)0
-rw-r--r--sim/testsuite/cr16/macsw.cgs (renamed from sim/testsuite/sim/cr16/macsw.cgs)0
-rw-r--r--sim/testsuite/cr16/macuw.cgs (renamed from sim/testsuite/sim/cr16/macuw.cgs)0
-rw-r--r--sim/testsuite/cr16/misc.exp (renamed from sim/testsuite/sim/cr16/misc.exp)0
-rw-r--r--sim/testsuite/cr16/movb.cgs (renamed from sim/testsuite/sim/cr16/movb.cgs)0
-rw-r--r--sim/testsuite/cr16/movd.cgs (renamed from sim/testsuite/sim/cr16/movd.cgs)0
-rw-r--r--sim/testsuite/cr16/movw.cgs (renamed from sim/testsuite/sim/cr16/movw.cgs)0
-rw-r--r--sim/testsuite/cr16/movxb.cgs (renamed from sim/testsuite/sim/cr16/movxb.cgs)0
-rw-r--r--sim/testsuite/cr16/movxw.cgs (renamed from sim/testsuite/sim/cr16/movxw.cgs)0
-rw-r--r--sim/testsuite/cr16/movzb.cgs (renamed from sim/testsuite/sim/cr16/movzb.cgs)0
-rw-r--r--sim/testsuite/cr16/movzw.cgs (renamed from sim/testsuite/sim/cr16/movzw.cgs)0
-rw-r--r--sim/testsuite/cr16/mulb.cgs (renamed from sim/testsuite/sim/cr16/mulb.cgs)0
-rw-r--r--sim/testsuite/cr16/mulsb.cgs (renamed from sim/testsuite/sim/cr16/mulsb.cgs)0
-rw-r--r--sim/testsuite/cr16/mulsw.cgs (renamed from sim/testsuite/sim/cr16/mulsw.cgs)0
-rw-r--r--sim/testsuite/cr16/muluw.cgs (renamed from sim/testsuite/sim/cr16/muluw.cgs)0
-rw-r--r--sim/testsuite/cr16/mulw.cgs (renamed from sim/testsuite/sim/cr16/mulw.cgs)0
-rw-r--r--sim/testsuite/cr16/nop.cgs (renamed from sim/testsuite/sim/cr16/nop.cgs)0
-rw-r--r--sim/testsuite/cr16/orb.cgs (renamed from sim/testsuite/sim/cr16/orb.cgs)0
-rw-r--r--sim/testsuite/cr16/ord.cgs (renamed from sim/testsuite/sim/cr16/ord.cgs)0
-rw-r--r--sim/testsuite/cr16/orw.cgs (renamed from sim/testsuite/sim/cr16/orw.cgs)0
-rw-r--r--sim/testsuite/cr16/pop1.cgs (renamed from sim/testsuite/sim/cr16/pop1.cgs)0
-rw-r--r--sim/testsuite/cr16/pop2.cgs (renamed from sim/testsuite/sim/cr16/pop2.cgs)0
-rw-r--r--sim/testsuite/cr16/pop3.cgs (renamed from sim/testsuite/sim/cr16/pop3.cgs)0
-rw-r--r--sim/testsuite/cr16/popret1.cgs (renamed from sim/testsuite/sim/cr16/popret1.cgs)0
-rw-r--r--sim/testsuite/cr16/popret2.cgs (renamed from sim/testsuite/sim/cr16/popret2.cgs)0
-rw-r--r--sim/testsuite/cr16/popret3.cgs (renamed from sim/testsuite/sim/cr16/popret3.cgs)0
-rw-r--r--sim/testsuite/cr16/push1.cgs (renamed from sim/testsuite/sim/cr16/push1.cgs)0
-rw-r--r--sim/testsuite/cr16/push2.cgs (renamed from sim/testsuite/sim/cr16/push2.cgs)0
-rw-r--r--sim/testsuite/cr16/push3.cgs (renamed from sim/testsuite/sim/cr16/push3.cgs)0
-rw-r--r--sim/testsuite/cr16/sbitb.cgs (renamed from sim/testsuite/sim/cr16/sbitb.cgs)0
-rw-r--r--sim/testsuite/cr16/sbitw.cgs (renamed from sim/testsuite/sim/cr16/sbitw.cgs)0
-rw-r--r--sim/testsuite/cr16/scc.cgs (renamed from sim/testsuite/sim/cr16/scc.cgs)0
-rw-r--r--sim/testsuite/cr16/scs.cgs (renamed from sim/testsuite/sim/cr16/scs.cgs)0
-rw-r--r--sim/testsuite/cr16/seq.cgs (renamed from sim/testsuite/sim/cr16/seq.cgs)0
-rw-r--r--sim/testsuite/cr16/sfc.cgs (renamed from sim/testsuite/sim/cr16/sfc.cgs)0
-rw-r--r--sim/testsuite/cr16/sfs.cgs (renamed from sim/testsuite/sim/cr16/sfs.cgs)0
-rw-r--r--sim/testsuite/cr16/sge.cgs (renamed from sim/testsuite/sim/cr16/sge.cgs)0
-rw-r--r--sim/testsuite/cr16/sgt.cgs (renamed from sim/testsuite/sim/cr16/sgt.cgs)0
-rw-r--r--sim/testsuite/cr16/shi.cgs (renamed from sim/testsuite/sim/cr16/shi.cgs)0
-rw-r--r--sim/testsuite/cr16/shs.cgs (renamed from sim/testsuite/sim/cr16/shs.cgs)0
-rw-r--r--sim/testsuite/cr16/slo.cgs (renamed from sim/testsuite/sim/cr16/slo.cgs)0
-rw-r--r--sim/testsuite/cr16/sls.cgs (renamed from sim/testsuite/sim/cr16/sls.cgs)0
-rw-r--r--sim/testsuite/cr16/slt.cgs (renamed from sim/testsuite/sim/cr16/slt.cgs)0
-rw-r--r--sim/testsuite/cr16/sne.cgs (renamed from sim/testsuite/sim/cr16/sne.cgs)0
-rw-r--r--sim/testsuite/cr16/storb.cgs (renamed from sim/testsuite/sim/cr16/storb.cgs)0
-rw-r--r--sim/testsuite/cr16/stord.cgs (renamed from sim/testsuite/sim/cr16/stord.cgs)0
-rw-r--r--sim/testsuite/cr16/storw.cgs (renamed from sim/testsuite/sim/cr16/storw.cgs)0
-rw-r--r--sim/testsuite/cr16/subb.cgs (renamed from sim/testsuite/sim/cr16/subb.cgs)0
-rw-r--r--sim/testsuite/cr16/subd.cgs (renamed from sim/testsuite/sim/cr16/subd.cgs)0
-rw-r--r--sim/testsuite/cr16/subi.cgs (renamed from sim/testsuite/sim/cr16/subi.cgs)0
-rw-r--r--sim/testsuite/cr16/subw.cgs (renamed from sim/testsuite/sim/cr16/subw.cgs)0
-rw-r--r--sim/testsuite/cr16/tbit.cgs (renamed from sim/testsuite/sim/cr16/tbit.cgs)0
-rw-r--r--sim/testsuite/cr16/tbitb.cgs (renamed from sim/testsuite/sim/cr16/tbitb.cgs)0
-rw-r--r--sim/testsuite/cr16/tbitw.cgs (renamed from sim/testsuite/sim/cr16/tbitw.cgs)0
-rw-r--r--sim/testsuite/cr16/testutils.inc (renamed from sim/testsuite/sim/cr16/testutils.inc)0
-rw-r--r--sim/testsuite/cr16/uread16.ms (renamed from sim/testsuite/sim/cr16/uread16.ms)0
-rw-r--r--sim/testsuite/cr16/uread32.ms (renamed from sim/testsuite/sim/cr16/uread32.ms)0
-rw-r--r--sim/testsuite/cr16/xorb.cgs (renamed from sim/testsuite/sim/cr16/xorb.cgs)0
-rw-r--r--sim/testsuite/cr16/xord.cgs (renamed from sim/testsuite/sim/cr16/xord.cgs)0
-rw-r--r--sim/testsuite/cr16/xorw.cgs (renamed from sim/testsuite/sim/cr16/xorw.cgs)0
-rw-r--r--sim/testsuite/cris/ChangeLog (renamed from sim/testsuite/sim/cris/ChangeLog)0
-rw-r--r--sim/testsuite/cris/asm/abs.ms (renamed from sim/testsuite/sim/cris/asm/abs.ms)0
-rw-r--r--sim/testsuite/cris/asm/addc.ms (renamed from sim/testsuite/sim/cris/asm/addc.ms)0
-rw-r--r--sim/testsuite/cris/asm/addcpc.ms (renamed from sim/testsuite/sim/cris/asm/addcpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/addcv32c.ms (renamed from sim/testsuite/sim/cris/asm/addcv32c.ms)0
-rw-r--r--sim/testsuite/cris/asm/addcv32m.ms (renamed from sim/testsuite/sim/cris/asm/addcv32m.ms)0
-rw-r--r--sim/testsuite/cris/asm/addcv32r.ms (renamed from sim/testsuite/sim/cris/asm/addcv32r.ms)0
-rw-r--r--sim/testsuite/cris/asm/addi.ms (renamed from sim/testsuite/sim/cris/asm/addi.ms)0
-rw-r--r--sim/testsuite/cris/asm/addiv32.ms (renamed from sim/testsuite/sim/cris/asm/addiv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/addm.ms (renamed from sim/testsuite/sim/cris/asm/addm.ms)0
-rw-r--r--sim/testsuite/cris/asm/addoc.ms (renamed from sim/testsuite/sim/cris/asm/addoc.ms)0
-rw-r--r--sim/testsuite/cris/asm/addom.ms (renamed from sim/testsuite/sim/cris/asm/addom.ms)0
-rw-r--r--sim/testsuite/cris/asm/addoq.ms (renamed from sim/testsuite/sim/cris/asm/addoq.ms)0
-rw-r--r--sim/testsuite/cris/asm/addq.ms (renamed from sim/testsuite/sim/cris/asm/addq.ms)0
-rw-r--r--sim/testsuite/cris/asm/addqpc.ms (renamed from sim/testsuite/sim/cris/asm/addqpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/addr.ms (renamed from sim/testsuite/sim/cris/asm/addr.ms)0
-rw-r--r--sim/testsuite/cris/asm/addswpc.ms (renamed from sim/testsuite/sim/cris/asm/addswpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/addxc.ms (renamed from sim/testsuite/sim/cris/asm/addxc.ms)0
-rw-r--r--sim/testsuite/cris/asm/addxm.ms (renamed from sim/testsuite/sim/cris/asm/addxm.ms)0
-rw-r--r--sim/testsuite/cris/asm/addxr.ms (renamed from sim/testsuite/sim/cris/asm/addxr.ms)0
-rw-r--r--sim/testsuite/cris/asm/andc.ms (renamed from sim/testsuite/sim/cris/asm/andc.ms)0
-rw-r--r--sim/testsuite/cris/asm/andm.ms (renamed from sim/testsuite/sim/cris/asm/andm.ms)0
-rw-r--r--sim/testsuite/cris/asm/andq.ms (renamed from sim/testsuite/sim/cris/asm/andq.ms)0
-rw-r--r--sim/testsuite/cris/asm/andr.ms (renamed from sim/testsuite/sim/cris/asm/andr.ms)0
-rw-r--r--sim/testsuite/cris/asm/asm.exp (renamed from sim/testsuite/sim/cris/asm/asm.exp)0
-rw-r--r--sim/testsuite/cris/asm/asr.ms (renamed from sim/testsuite/sim/cris/asm/asr.ms)0
-rw-r--r--sim/testsuite/cris/asm/ba.ms (renamed from sim/testsuite/sim/cris/asm/ba.ms)0
-rw-r--r--sim/testsuite/cris/asm/badarch1.ms (renamed from sim/testsuite/sim/cris/asm/badarch1.ms)0
-rw-r--r--sim/testsuite/cris/asm/bare1.ms (renamed from sim/testsuite/sim/cris/asm/bare1.ms)0
-rw-r--r--sim/testsuite/cris/asm/bare2.ms (renamed from sim/testsuite/sim/cris/asm/bare2.ms)0
-rw-r--r--sim/testsuite/cris/asm/bare3.ms (renamed from sim/testsuite/sim/cris/asm/bare3.ms)0
-rw-r--r--sim/testsuite/cris/asm/bas.ms (renamed from sim/testsuite/sim/cris/asm/bas.ms)0
-rw-r--r--sim/testsuite/cris/asm/bccb.ms (renamed from sim/testsuite/sim/cris/asm/bccb.ms)0
-rw-r--r--sim/testsuite/cris/asm/bdapc.ms (renamed from sim/testsuite/sim/cris/asm/bdapc.ms)0
-rw-r--r--sim/testsuite/cris/asm/bdapm.ms (renamed from sim/testsuite/sim/cris/asm/bdapm.ms)0
-rw-r--r--sim/testsuite/cris/asm/bdapq.ms (renamed from sim/testsuite/sim/cris/asm/bdapq.ms)0
-rw-r--r--sim/testsuite/cris/asm/bdapqpc.ms (renamed from sim/testsuite/sim/cris/asm/bdapqpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/biap.ms (renamed from sim/testsuite/sim/cris/asm/biap.ms)0
-rw-r--r--sim/testsuite/cris/asm/boundc.ms (renamed from sim/testsuite/sim/cris/asm/boundc.ms)0
-rw-r--r--sim/testsuite/cris/asm/boundm.ms (renamed from sim/testsuite/sim/cris/asm/boundm.ms)0
-rw-r--r--sim/testsuite/cris/asm/boundmv32.ms (renamed from sim/testsuite/sim/cris/asm/boundmv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/boundr.ms (renamed from sim/testsuite/sim/cris/asm/boundr.ms)0
-rw-r--r--sim/testsuite/cris/asm/break.ms (renamed from sim/testsuite/sim/cris/asm/break.ms)0
-rw-r--r--sim/testsuite/cris/asm/btst.ms (renamed from sim/testsuite/sim/cris/asm/btst.ms)0
-rw-r--r--sim/testsuite/cris/asm/ccr-v10.ms (renamed from sim/testsuite/sim/cris/asm/ccr-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/ccs-v32.ms (renamed from sim/testsuite/sim/cris/asm/ccs-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/clearfv10.ms (renamed from sim/testsuite/sim/cris/asm/clearfv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/clearfv32.ms (renamed from sim/testsuite/sim/cris/asm/clearfv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/clrjmp1.ms (renamed from sim/testsuite/sim/cris/asm/clrjmp1.ms)0
-rw-r--r--sim/testsuite/cris/asm/cmpc.ms (renamed from sim/testsuite/sim/cris/asm/cmpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/cmpm.ms (renamed from sim/testsuite/sim/cris/asm/cmpm.ms)0
-rw-r--r--sim/testsuite/cris/asm/cmpq.ms (renamed from sim/testsuite/sim/cris/asm/cmpq.ms)0
-rw-r--r--sim/testsuite/cris/asm/cmpr.ms (renamed from sim/testsuite/sim/cris/asm/cmpr.ms)0
-rw-r--r--sim/testsuite/cris/asm/cmpxc.ms (renamed from sim/testsuite/sim/cris/asm/cmpxc.ms)0
-rw-r--r--sim/testsuite/cris/asm/cmpxm.ms (renamed from sim/testsuite/sim/cris/asm/cmpxm.ms)0
-rw-r--r--sim/testsuite/cris/asm/dflags.ms (renamed from sim/testsuite/sim/cris/asm/dflags.ms)0
-rw-r--r--sim/testsuite/cris/asm/dip.ms (renamed from sim/testsuite/sim/cris/asm/dip.ms)0
-rw-r--r--sim/testsuite/cris/asm/dstep.ms (renamed from sim/testsuite/sim/cris/asm/dstep.ms)0
-rw-r--r--sim/testsuite/cris/asm/fidxd.ms (renamed from sim/testsuite/sim/cris/asm/fidxd.ms)0
-rw-r--r--sim/testsuite/cris/asm/fidxi.ms (renamed from sim/testsuite/sim/cris/asm/fidxi.ms)0
-rw-r--r--sim/testsuite/cris/asm/ftagd.ms (renamed from sim/testsuite/sim/cris/asm/ftagd.ms)0
-rw-r--r--sim/testsuite/cris/asm/ftagi.ms (renamed from sim/testsuite/sim/cris/asm/ftagi.ms)0
-rw-r--r--sim/testsuite/cris/asm/halt.ms (renamed from sim/testsuite/sim/cris/asm/halt.ms)0
-rw-r--r--sim/testsuite/cris/asm/io1.ms (renamed from sim/testsuite/sim/cris/asm/io1.ms)0
-rw-r--r--sim/testsuite/cris/asm/io2.ms (renamed from sim/testsuite/sim/cris/asm/io2.ms)0
-rw-r--r--sim/testsuite/cris/asm/io3.ms (renamed from sim/testsuite/sim/cris/asm/io3.ms)0
-rw-r--r--sim/testsuite/cris/asm/io4.ms (renamed from sim/testsuite/sim/cris/asm/io4.ms)0
-rw-r--r--sim/testsuite/cris/asm/io5.ms (renamed from sim/testsuite/sim/cris/asm/io5.ms)0
-rw-r--r--sim/testsuite/cris/asm/io6.ms (renamed from sim/testsuite/sim/cris/asm/io6.ms)0
-rw-r--r--sim/testsuite/cris/asm/io7.ms (renamed from sim/testsuite/sim/cris/asm/io7.ms)0
-rw-r--r--sim/testsuite/cris/asm/io8.ms (renamed from sim/testsuite/sim/cris/asm/io8.ms)0
-rw-r--r--sim/testsuite/cris/asm/io9.ms (renamed from sim/testsuite/sim/cris/asm/io9.ms)0
-rw-r--r--sim/testsuite/cris/asm/jsr.ms (renamed from sim/testsuite/sim/cris/asm/jsr.ms)0
-rw-r--r--sim/testsuite/cris/asm/jsrmv10.ms (renamed from sim/testsuite/sim/cris/asm/jsrmv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/jumpmp.ms (renamed from sim/testsuite/sim/cris/asm/jumpmp.ms)0
-rw-r--r--sim/testsuite/cris/asm/jumppv32.ms (renamed from sim/testsuite/sim/cris/asm/jumppv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/lapc.ms (renamed from sim/testsuite/sim/cris/asm/lapc.ms)0
-rw-r--r--sim/testsuite/cris/asm/lsl.ms (renamed from sim/testsuite/sim/cris/asm/lsl.ms)0
-rw-r--r--sim/testsuite/cris/asm/lsr.ms (renamed from sim/testsuite/sim/cris/asm/lsr.ms)0
-rw-r--r--sim/testsuite/cris/asm/lz.ms (renamed from sim/testsuite/sim/cris/asm/lz.ms)0
-rw-r--r--sim/testsuite/cris/asm/mcp.ms (renamed from sim/testsuite/sim/cris/asm/mcp.ms)0
-rw-r--r--sim/testsuite/cris/asm/movdelsr1.ms (renamed from sim/testsuite/sim/cris/asm/movdelsr1.ms)0
-rw-r--r--sim/testsuite/cris/asm/movecpc.ms (renamed from sim/testsuite/sim/cris/asm/movecpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movecr.ms (renamed from sim/testsuite/sim/cris/asm/movecr.ms)0
-rw-r--r--sim/testsuite/cris/asm/movecrt10.ms (renamed from sim/testsuite/sim/cris/asm/movecrt10.ms)0
-rw-r--r--sim/testsuite/cris/asm/movecrt32.ms (renamed from sim/testsuite/sim/cris/asm/movecrt32.ms)0
-rw-r--r--sim/testsuite/cris/asm/movect10.ms (renamed from sim/testsuite/sim/cris/asm/movect10.ms)0
-rw-r--r--sim/testsuite/cris/asm/movei.ms (renamed from sim/testsuite/sim/cris/asm/movei.ms)0
-rw-r--r--sim/testsuite/cris/asm/movempc.ms (renamed from sim/testsuite/sim/cris/asm/movempc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movemr.ms (renamed from sim/testsuite/sim/cris/asm/movemr.ms)0
-rw-r--r--sim/testsuite/cris/asm/movemrv10.ms (renamed from sim/testsuite/sim/cris/asm/movemrv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/movemrv32.ms (renamed from sim/testsuite/sim/cris/asm/movemrv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/movepcb.ms (renamed from sim/testsuite/sim/cris/asm/movepcb.ms)0
-rw-r--r--sim/testsuite/cris/asm/movepcd.ms (renamed from sim/testsuite/sim/cris/asm/movepcd.ms)0
-rw-r--r--sim/testsuite/cris/asm/movepcw.ms (renamed from sim/testsuite/sim/cris/asm/movepcw.ms)0
-rw-r--r--sim/testsuite/cris/asm/moveq.ms (renamed from sim/testsuite/sim/cris/asm/moveq.ms)0
-rw-r--r--sim/testsuite/cris/asm/moveqpc.ms (renamed from sim/testsuite/sim/cris/asm/moveqpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/mover.ms (renamed from sim/testsuite/sim/cris/asm/mover.ms)0
-rw-r--r--sim/testsuite/cris/asm/moverbpc.ms (renamed from sim/testsuite/sim/cris/asm/moverbpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/moverdpc.ms (renamed from sim/testsuite/sim/cris/asm/moverdpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/moverm.ms (renamed from sim/testsuite/sim/cris/asm/moverm.ms)0
-rw-r--r--sim/testsuite/cris/asm/moverpcb.ms (renamed from sim/testsuite/sim/cris/asm/moverpcb.ms)0
-rw-r--r--sim/testsuite/cris/asm/moverpcd.ms (renamed from sim/testsuite/sim/cris/asm/moverpcd.ms)0
-rw-r--r--sim/testsuite/cris/asm/moverpcw.ms (renamed from sim/testsuite/sim/cris/asm/moverpcw.ms)0
-rw-r--r--sim/testsuite/cris/asm/moverwpc.ms (renamed from sim/testsuite/sim/cris/asm/moverwpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movesmp.ms (renamed from sim/testsuite/sim/cris/asm/movesmp.ms)0
-rw-r--r--sim/testsuite/cris/asm/movmp.ms (renamed from sim/testsuite/sim/cris/asm/movmp.ms)0
-rw-r--r--sim/testsuite/cris/asm/movmp8.ms (renamed from sim/testsuite/sim/cris/asm/movmp8.ms)0
-rw-r--r--sim/testsuite/cris/asm/movpmv10.ms (renamed from sim/testsuite/sim/cris/asm/movpmv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/movpmv32.ms (renamed from sim/testsuite/sim/cris/asm/movpmv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/movppc.ms (renamed from sim/testsuite/sim/cris/asm/movppc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movpr.ms (renamed from sim/testsuite/sim/cris/asm/movpr.ms)0
-rw-r--r--sim/testsuite/cris/asm/movprv10.ms (renamed from sim/testsuite/sim/cris/asm/movprv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/movprv32.ms (renamed from sim/testsuite/sim/cris/asm/movprv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/movrss.ms (renamed from sim/testsuite/sim/cris/asm/movrss.ms)0
-rw-r--r--sim/testsuite/cris/asm/movscpc.ms (renamed from sim/testsuite/sim/cris/asm/movscpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movscr.ms (renamed from sim/testsuite/sim/cris/asm/movscr.ms)0
-rw-r--r--sim/testsuite/cris/asm/movsm.ms (renamed from sim/testsuite/sim/cris/asm/movsm.ms)0
-rw-r--r--sim/testsuite/cris/asm/movsmpc.ms (renamed from sim/testsuite/sim/cris/asm/movsmpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movsr.ms (renamed from sim/testsuite/sim/cris/asm/movsr.ms)0
-rw-r--r--sim/testsuite/cris/asm/movsrpc.ms (renamed from sim/testsuite/sim/cris/asm/movsrpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movssr.ms (renamed from sim/testsuite/sim/cris/asm/movssr.ms)0
-rw-r--r--sim/testsuite/cris/asm/movucpc.ms (renamed from sim/testsuite/sim/cris/asm/movucpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movucr.ms (renamed from sim/testsuite/sim/cris/asm/movucr.ms)0
-rw-r--r--sim/testsuite/cris/asm/movum.ms (renamed from sim/testsuite/sim/cris/asm/movum.ms)0
-rw-r--r--sim/testsuite/cris/asm/movumpc.ms (renamed from sim/testsuite/sim/cris/asm/movumpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/movur.ms (renamed from sim/testsuite/sim/cris/asm/movur.ms)0
-rw-r--r--sim/testsuite/cris/asm/movurpc.ms (renamed from sim/testsuite/sim/cris/asm/movurpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/mstep.ms (renamed from sim/testsuite/sim/cris/asm/mstep.ms)0
-rw-r--r--sim/testsuite/cris/asm/msteppc1.ms (renamed from sim/testsuite/sim/cris/asm/msteppc1.ms)0
-rw-r--r--sim/testsuite/cris/asm/msteppc2.ms (renamed from sim/testsuite/sim/cris/asm/msteppc2.ms)0
-rw-r--r--sim/testsuite/cris/asm/msteppc3.ms (renamed from sim/testsuite/sim/cris/asm/msteppc3.ms)0
-rw-r--r--sim/testsuite/cris/asm/mulv10.ms (renamed from sim/testsuite/sim/cris/asm/mulv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/mulv32.ms (renamed from sim/testsuite/sim/cris/asm/mulv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/mulx.ms (renamed from sim/testsuite/sim/cris/asm/mulx.ms)0
-rw-r--r--sim/testsuite/cris/asm/neg.ms (renamed from sim/testsuite/sim/cris/asm/neg.ms)0
-rw-r--r--sim/testsuite/cris/asm/nonvcv32.ms (renamed from sim/testsuite/sim/cris/asm/nonvcv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/nopv10t.ms (renamed from sim/testsuite/sim/cris/asm/nopv10t.ms)0
-rw-r--r--sim/testsuite/cris/asm/nopv32t.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t.ms)0
-rw-r--r--sim/testsuite/cris/asm/nopv32t2.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t2.ms)0
-rw-r--r--sim/testsuite/cris/asm/nopv32t3.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t3.ms)0
-rw-r--r--sim/testsuite/cris/asm/nopv32t4.ms (renamed from sim/testsuite/sim/cris/asm/nopv32t4.ms)0
-rw-r--r--sim/testsuite/cris/asm/not.ms (renamed from sim/testsuite/sim/cris/asm/not.ms)0
-rw-r--r--sim/testsuite/cris/asm/op3.ms (renamed from sim/testsuite/sim/cris/asm/op3.ms)0
-rw-r--r--sim/testsuite/cris/asm/opterr1.ms (renamed from sim/testsuite/sim/cris/asm/opterr1.ms)0
-rw-r--r--sim/testsuite/cris/asm/opterr2.ms (renamed from sim/testsuite/sim/cris/asm/opterr2.ms)0
-rw-r--r--sim/testsuite/cris/asm/opterr3.ms (renamed from sim/testsuite/sim/cris/asm/opterr3.ms)0
-rw-r--r--sim/testsuite/cris/asm/opterr4.ms (renamed from sim/testsuite/sim/cris/asm/opterr4.ms)0
-rw-r--r--sim/testsuite/cris/asm/opterr5.ms (renamed from sim/testsuite/sim/cris/asm/opterr5.ms)0
-rw-r--r--sim/testsuite/cris/asm/option1.ms (renamed from sim/testsuite/sim/cris/asm/option1.ms)0
-rw-r--r--sim/testsuite/cris/asm/option2.ms (renamed from sim/testsuite/sim/cris/asm/option2.ms)0
-rw-r--r--sim/testsuite/cris/asm/option3.ms (renamed from sim/testsuite/sim/cris/asm/option3.ms)0
-rw-r--r--sim/testsuite/cris/asm/option4.ms (renamed from sim/testsuite/sim/cris/asm/option4.ms)0
-rw-r--r--sim/testsuite/cris/asm/orc.ms (renamed from sim/testsuite/sim/cris/asm/orc.ms)0
-rw-r--r--sim/testsuite/cris/asm/orm.ms (renamed from sim/testsuite/sim/cris/asm/orm.ms)0
-rw-r--r--sim/testsuite/cris/asm/orq.ms (renamed from sim/testsuite/sim/cris/asm/orq.ms)0
-rw-r--r--sim/testsuite/cris/asm/orr.ms (renamed from sim/testsuite/sim/cris/asm/orr.ms)0
-rw-r--r--sim/testsuite/cris/asm/pcplus.ms (renamed from sim/testsuite/sim/cris/asm/pcplus.ms)0
-rw-r--r--sim/testsuite/cris/asm/pid1.ms (renamed from sim/testsuite/sim/cris/asm/pid1.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw1.ms (renamed from sim/testsuite/sim/cris/asm/raw1.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw10.ms (renamed from sim/testsuite/sim/cris/asm/raw10.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw11.ms (renamed from sim/testsuite/sim/cris/asm/raw11.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw12.ms (renamed from sim/testsuite/sim/cris/asm/raw12.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw13.ms (renamed from sim/testsuite/sim/cris/asm/raw13.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw14.ms (renamed from sim/testsuite/sim/cris/asm/raw14.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw15.ms (renamed from sim/testsuite/sim/cris/asm/raw15.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw16.ms (renamed from sim/testsuite/sim/cris/asm/raw16.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw17.ms (renamed from sim/testsuite/sim/cris/asm/raw17.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw2.ms (renamed from sim/testsuite/sim/cris/asm/raw2.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw3.ms (renamed from sim/testsuite/sim/cris/asm/raw3.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw4.ms (renamed from sim/testsuite/sim/cris/asm/raw4.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw5.ms (renamed from sim/testsuite/sim/cris/asm/raw5.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw6.ms (renamed from sim/testsuite/sim/cris/asm/raw6.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw7.ms (renamed from sim/testsuite/sim/cris/asm/raw7.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw8.ms (renamed from sim/testsuite/sim/cris/asm/raw8.ms)0
-rw-r--r--sim/testsuite/cris/asm/raw9.ms (renamed from sim/testsuite/sim/cris/asm/raw9.ms)0
-rw-r--r--sim/testsuite/cris/asm/ret.ms (renamed from sim/testsuite/sim/cris/asm/ret.ms)0
-rw-r--r--sim/testsuite/cris/asm/rfe.ms (renamed from sim/testsuite/sim/cris/asm/rfe.ms)0
-rw-r--r--sim/testsuite/cris/asm/rfg.ms (renamed from sim/testsuite/sim/cris/asm/rfg.ms)0
-rw-r--r--sim/testsuite/cris/asm/rfn.ms (renamed from sim/testsuite/sim/cris/asm/rfn.ms)0
-rw-r--r--sim/testsuite/cris/asm/sbfs.ms (renamed from sim/testsuite/sim/cris/asm/sbfs.ms)0
-rw-r--r--sim/testsuite/cris/asm/scc.ms (renamed from sim/testsuite/sim/cris/asm/scc.ms)0
-rw-r--r--sim/testsuite/cris/asm/sfe.ms (renamed from sim/testsuite/sim/cris/asm/sfe.ms)0
-rw-r--r--sim/testsuite/cris/asm/subc.ms (renamed from sim/testsuite/sim/cris/asm/subc.ms)0
-rw-r--r--sim/testsuite/cris/asm/subm.ms (renamed from sim/testsuite/sim/cris/asm/subm.ms)0
-rw-r--r--sim/testsuite/cris/asm/subq.ms (renamed from sim/testsuite/sim/cris/asm/subq.ms)0
-rw-r--r--sim/testsuite/cris/asm/subqpc.ms (renamed from sim/testsuite/sim/cris/asm/subqpc.ms)0
-rw-r--r--sim/testsuite/cris/asm/subr.ms (renamed from sim/testsuite/sim/cris/asm/subr.ms)0
-rw-r--r--sim/testsuite/cris/asm/subxc.ms (renamed from sim/testsuite/sim/cris/asm/subxc.ms)0
-rw-r--r--sim/testsuite/cris/asm/subxm.ms (renamed from sim/testsuite/sim/cris/asm/subxm.ms)0
-rw-r--r--sim/testsuite/cris/asm/subxr.ms (renamed from sim/testsuite/sim/cris/asm/subxr.ms)0
-rw-r--r--sim/testsuite/cris/asm/swap.ms (renamed from sim/testsuite/sim/cris/asm/swap.ms)0
-rw-r--r--sim/testsuite/cris/asm/tb.ms (renamed from sim/testsuite/sim/cris/asm/tb.ms)0
-rw-r--r--sim/testsuite/cris/asm/test.ms (renamed from sim/testsuite/sim/cris/asm/test.ms)0
-rw-r--r--sim/testsuite/cris/asm/testutils.inc (renamed from sim/testsuite/sim/cris/asm/testutils.inc)0
-rw-r--r--sim/testsuite/cris/asm/tjmpsrv32-2.ms (renamed from sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms)0
-rw-r--r--sim/testsuite/cris/asm/tjmpsrv32.ms (renamed from sim/testsuite/sim/cris/asm/tjmpsrv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/tjsrcv10.ms (renamed from sim/testsuite/sim/cris/asm/tjsrcv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/tjsrcv32.ms (renamed from sim/testsuite/sim/cris/asm/tjsrcv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmemv10.ms (renamed from sim/testsuite/sim/cris/asm/tmemv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmemv32.ms (renamed from sim/testsuite/sim/cris/asm/tmemv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmulv10.ms (renamed from sim/testsuite/sim/cris/asm/tmulv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmulv32.ms (renamed from sim/testsuite/sim/cris/asm/tmulv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmvm1.ms (renamed from sim/testsuite/sim/cris/asm/tmvm1.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmvm2.ms (renamed from sim/testsuite/sim/cris/asm/tmvm2.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmvmrv10.ms (renamed from sim/testsuite/sim/cris/asm/tmvmrv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmvmrv32.ms (renamed from sim/testsuite/sim/cris/asm/tmvmrv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmvrmv10.ms (renamed from sim/testsuite/sim/cris/asm/tmvrmv10.ms)0
-rw-r--r--sim/testsuite/cris/asm/tmvrmv32.ms (renamed from sim/testsuite/sim/cris/asm/tmvrmv32.ms)0
-rw-r--r--sim/testsuite/cris/asm/user.ms (renamed from sim/testsuite/sim/cris/asm/user.ms)0
-rw-r--r--sim/testsuite/cris/asm/x0-v10.ms (renamed from sim/testsuite/sim/cris/asm/x0-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x0-v32.ms (renamed from sim/testsuite/sim/cris/asm/x0-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x1-v10.ms (renamed from sim/testsuite/sim/cris/asm/x1-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x1-v32.ms (renamed from sim/testsuite/sim/cris/asm/x1-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x10-v10.ms (renamed from sim/testsuite/sim/cris/asm/x10-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x2-v10.ms (renamed from sim/testsuite/sim/cris/asm/x2-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x2-v32.ms (renamed from sim/testsuite/sim/cris/asm/x2-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x3-v10.ms (renamed from sim/testsuite/sim/cris/asm/x3-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x3-v32.ms (renamed from sim/testsuite/sim/cris/asm/x3-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x4-v32.ms (renamed from sim/testsuite/sim/cris/asm/x4-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x5-v10.ms (renamed from sim/testsuite/sim/cris/asm/x5-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x5-v32.ms (renamed from sim/testsuite/sim/cris/asm/x5-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x6-v10.ms (renamed from sim/testsuite/sim/cris/asm/x6-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x6-v32.ms (renamed from sim/testsuite/sim/cris/asm/x6-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x7-v10.ms (renamed from sim/testsuite/sim/cris/asm/x7-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x7-v32.ms (renamed from sim/testsuite/sim/cris/asm/x7-v32.ms)0
-rw-r--r--sim/testsuite/cris/asm/x8-v10.ms (renamed from sim/testsuite/sim/cris/asm/x8-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/x9-v10.ms (renamed from sim/testsuite/sim/cris/asm/x9-v10.ms)0
-rw-r--r--sim/testsuite/cris/asm/xor.ms (renamed from sim/testsuite/sim/cris/asm/xor.ms)0
-rw-r--r--sim/testsuite/cris/c/access1.c (renamed from sim/testsuite/sim/cris/c/access1.c)0
-rw-r--r--sim/testsuite/cris/c/append1.c (renamed from sim/testsuite/sim/cris/c/append1.c)0
-rw-r--r--sim/testsuite/cris/c/badldso1.c (renamed from sim/testsuite/sim/cris/c/badldso1.c)0
-rw-r--r--sim/testsuite/cris/c/badldso2.c (renamed from sim/testsuite/sim/cris/c/badldso2.c)0
-rw-r--r--sim/testsuite/cris/c/badldso3.c (renamed from sim/testsuite/sim/cris/c/badldso3.c)0
-rw-r--r--sim/testsuite/cris/c/c.exp (renamed from sim/testsuite/sim/cris/c/c.exp)0
-rw-r--r--sim/testsuite/cris/c/clone1.c (renamed from sim/testsuite/sim/cris/c/clone1.c)0
-rw-r--r--sim/testsuite/cris/c/clone2.c (renamed from sim/testsuite/sim/cris/c/clone2.c)0
-rw-r--r--sim/testsuite/cris/c/clone3.c (renamed from sim/testsuite/sim/cris/c/clone3.c)0
-rw-r--r--sim/testsuite/cris/c/clone4.c (renamed from sim/testsuite/sim/cris/c/clone4.c)0
-rw-r--r--sim/testsuite/cris/c/clone5.c (renamed from sim/testsuite/sim/cris/c/clone5.c)0
-rw-r--r--sim/testsuite/cris/c/clone6.c (renamed from sim/testsuite/sim/cris/c/clone6.c)0
-rw-r--r--sim/testsuite/cris/c/ex1.c (renamed from sim/testsuite/sim/cris/c/ex1.c)0
-rw-r--r--sim/testsuite/cris/c/exitg1.c (renamed from sim/testsuite/sim/cris/c/exitg1.c)0
-rw-r--r--sim/testsuite/cris/c/exitg2.c (renamed from sim/testsuite/sim/cris/c/exitg2.c)0
-rw-r--r--sim/testsuite/cris/c/fcntl1.c (renamed from sim/testsuite/sim/cris/c/fcntl1.c)0
-rw-r--r--sim/testsuite/cris/c/fcntl2.c (renamed from sim/testsuite/sim/cris/c/fcntl2.c)0
-rw-r--r--sim/testsuite/cris/c/fdopen1.c (renamed from sim/testsuite/sim/cris/c/fdopen1.c)0
-rw-r--r--sim/testsuite/cris/c/fdopen2.c (renamed from sim/testsuite/sim/cris/c/fdopen2.c)0
-rw-r--r--sim/testsuite/cris/c/freopen1.c (renamed from sim/testsuite/sim/cris/c/freopen1.c)0
-rw-r--r--sim/testsuite/cris/c/freopen2.c (renamed from sim/testsuite/sim/cris/c/freopen2.c)0
-rw-r--r--sim/testsuite/cris/c/ftruncate1.c (renamed from sim/testsuite/sim/cris/c/ftruncate1.c)0
-rw-r--r--sim/testsuite/cris/c/ftruncate2.c (renamed from sim/testsuite/sim/cris/c/ftruncate2.c)0
-rw-r--r--sim/testsuite/cris/c/getcwd1.c (renamed from sim/testsuite/sim/cris/c/getcwd1.c)0
-rw-r--r--sim/testsuite/cris/c/gettod.c (renamed from sim/testsuite/sim/cris/c/gettod.c)0
-rw-r--r--sim/testsuite/cris/c/hello.c (renamed from sim/testsuite/sim/cris/c/hello.c)0
-rw-r--r--sim/testsuite/cris/c/helloaout.c (renamed from sim/testsuite/sim/cris/c/helloaout.c)0
-rw-r--r--sim/testsuite/cris/c/hellodyn.c (renamed from sim/testsuite/sim/cris/c/hellodyn.c)0
-rw-r--r--sim/testsuite/cris/c/hellodyn2.c (renamed from sim/testsuite/sim/cris/c/hellodyn2.c)0
-rw-r--r--sim/testsuite/cris/c/hellodyn3.c (renamed from sim/testsuite/sim/cris/c/hellodyn3.c)0
-rw-r--r--sim/testsuite/cris/c/kill1.c (renamed from sim/testsuite/sim/cris/c/kill1.c)0
-rw-r--r--sim/testsuite/cris/c/kill2.c (renamed from sim/testsuite/sim/cris/c/kill2.c)0
-rw-r--r--sim/testsuite/cris/c/kill3.c (renamed from sim/testsuite/sim/cris/c/kill3.c)0
-rw-r--r--sim/testsuite/cris/c/mapbrk.c (renamed from sim/testsuite/sim/cris/c/mapbrk.c)0
-rw-r--r--sim/testsuite/cris/c/mmap1.c (renamed from sim/testsuite/sim/cris/c/mmap1.c)0
-rw-r--r--sim/testsuite/cris/c/mmap2.c (renamed from sim/testsuite/sim/cris/c/mmap2.c)0
-rw-r--r--sim/testsuite/cris/c/mmap3.c (renamed from sim/testsuite/sim/cris/c/mmap3.c)0
-rw-r--r--sim/testsuite/cris/c/mmap4.c (renamed from sim/testsuite/sim/cris/c/mmap4.c)0
-rw-r--r--sim/testsuite/cris/c/mmap5.c (renamed from sim/testsuite/sim/cris/c/mmap5.c)0
-rw-r--r--sim/testsuite/cris/c/mmap6.c (renamed from sim/testsuite/sim/cris/c/mmap6.c)0
-rw-r--r--sim/testsuite/cris/c/mmap7.c (renamed from sim/testsuite/sim/cris/c/mmap7.c)0
-rw-r--r--sim/testsuite/cris/c/mmap8.c (renamed from sim/testsuite/sim/cris/c/mmap8.c)0
-rw-r--r--sim/testsuite/cris/c/mprotect1.c (renamed from sim/testsuite/sim/cris/c/mprotect1.c)0
-rw-r--r--sim/testsuite/cris/c/mprotect2.c (renamed from sim/testsuite/sim/cris/c/mprotect2.c)0
-rw-r--r--sim/testsuite/cris/c/mremap.c (renamed from sim/testsuite/sim/cris/c/mremap.c)0
-rw-r--r--sim/testsuite/cris/c/openpf1.c (renamed from sim/testsuite/sim/cris/c/openpf1.c)0
-rw-r--r--sim/testsuite/cris/c/openpf2.c (renamed from sim/testsuite/sim/cris/c/openpf2.c)0
-rw-r--r--sim/testsuite/cris/c/openpf3.c (renamed from sim/testsuite/sim/cris/c/openpf3.c)0
-rw-r--r--sim/testsuite/cris/c/openpf4.c (renamed from sim/testsuite/sim/cris/c/openpf4.c)0
-rw-r--r--sim/testsuite/cris/c/openpf5.c (renamed from sim/testsuite/sim/cris/c/openpf5.c)0
-rw-r--r--sim/testsuite/cris/c/pipe1.c (renamed from sim/testsuite/sim/cris/c/pipe1.c)0
-rw-r--r--sim/testsuite/cris/c/pipe2.c (renamed from sim/testsuite/sim/cris/c/pipe2.c)0
-rw-r--r--sim/testsuite/cris/c/pipe3.c (renamed from sim/testsuite/sim/cris/c/pipe3.c)0
-rw-r--r--sim/testsuite/cris/c/pipe4.c (renamed from sim/testsuite/sim/cris/c/pipe4.c)0
-rw-r--r--sim/testsuite/cris/c/pipe5.c (renamed from sim/testsuite/sim/cris/c/pipe5.c)0
-rw-r--r--sim/testsuite/cris/c/pipe6.c (renamed from sim/testsuite/sim/cris/c/pipe6.c)0
-rw-r--r--sim/testsuite/cris/c/pipe7.c (renamed from sim/testsuite/sim/cris/c/pipe7.c)0
-rw-r--r--sim/testsuite/cris/c/readlink1.c (renamed from sim/testsuite/sim/cris/c/readlink1.c)0
-rw-r--r--sim/testsuite/cris/c/readlink10.c (renamed from sim/testsuite/sim/cris/c/readlink10.c)0
-rw-r--r--sim/testsuite/cris/c/readlink11.c (renamed from sim/testsuite/sim/cris/c/readlink11.c)0
-rw-r--r--sim/testsuite/cris/c/readlink2.c (renamed from sim/testsuite/sim/cris/c/readlink2.c)0
-rw-r--r--sim/testsuite/cris/c/readlink3.c (renamed from sim/testsuite/sim/cris/c/readlink3.c)0
-rw-r--r--sim/testsuite/cris/c/readlink4.c (renamed from sim/testsuite/sim/cris/c/readlink4.c)0
-rw-r--r--sim/testsuite/cris/c/readlink5.c (renamed from sim/testsuite/sim/cris/c/readlink5.c)0
-rw-r--r--sim/testsuite/cris/c/readlink6.c (renamed from sim/testsuite/sim/cris/c/readlink6.c)0
-rw-r--r--sim/testsuite/cris/c/readlink7.c (renamed from sim/testsuite/sim/cris/c/readlink7.c)0
-rw-r--r--sim/testsuite/cris/c/readlink8.c (renamed from sim/testsuite/sim/cris/c/readlink8.c)0
-rw-r--r--sim/testsuite/cris/c/readlink9.c (renamed from sim/testsuite/sim/cris/c/readlink9.c)0
-rw-r--r--sim/testsuite/cris/c/rename2.c (renamed from sim/testsuite/sim/cris/c/rename2.c)0
-rw-r--r--sim/testsuite/cris/c/rtsigprocmask1.c (renamed from sim/testsuite/sim/cris/c/rtsigprocmask1.c)0
-rw-r--r--sim/testsuite/cris/c/rtsigprocmask2.c (renamed from sim/testsuite/sim/cris/c/rtsigprocmask2.c)0
-rw-r--r--sim/testsuite/cris/c/rtsigsuspend1.c (renamed from sim/testsuite/sim/cris/c/rtsigsuspend1.c)0
-rw-r--r--sim/testsuite/cris/c/rtsigsuspend2.c (renamed from sim/testsuite/sim/cris/c/rtsigsuspend2.c)0
-rw-r--r--sim/testsuite/cris/c/sched1.c (renamed from sim/testsuite/sim/cris/c/sched1.c)0
-rw-r--r--sim/testsuite/cris/c/sched2.c (renamed from sim/testsuite/sim/cris/c/sched2.c)0
-rw-r--r--sim/testsuite/cris/c/sched3.c (renamed from sim/testsuite/sim/cris/c/sched3.c)0
-rw-r--r--sim/testsuite/cris/c/sched4.c (renamed from sim/testsuite/sim/cris/c/sched4.c)0
-rw-r--r--sim/testsuite/cris/c/sched5.c (renamed from sim/testsuite/sim/cris/c/sched5.c)0
-rw-r--r--sim/testsuite/cris/c/sched6.c (renamed from sim/testsuite/sim/cris/c/sched6.c)0
-rw-r--r--sim/testsuite/cris/c/sched7.c (renamed from sim/testsuite/sim/cris/c/sched7.c)0
-rw-r--r--sim/testsuite/cris/c/sched8.c (renamed from sim/testsuite/sim/cris/c/sched8.c)0
-rw-r--r--sim/testsuite/cris/c/sched9.c (renamed from sim/testsuite/sim/cris/c/sched9.c)0
-rw-r--r--sim/testsuite/cris/c/seek1.c (renamed from sim/testsuite/sim/cris/c/seek1.c)0
-rw-r--r--sim/testsuite/cris/c/seek2.c (renamed from sim/testsuite/sim/cris/c/seek2.c)0
-rw-r--r--sim/testsuite/cris/c/seek3.c (renamed from sim/testsuite/sim/cris/c/seek3.c)0
-rw-r--r--sim/testsuite/cris/c/seek4.c (renamed from sim/testsuite/sim/cris/c/seek4.c)0
-rw-r--r--sim/testsuite/cris/c/setrlimit1.c (renamed from sim/testsuite/sim/cris/c/setrlimit1.c)0
-rw-r--r--sim/testsuite/cris/c/settls1.c (renamed from sim/testsuite/sim/cris/c/settls1.c)0
-rw-r--r--sim/testsuite/cris/c/sig1.c (renamed from sim/testsuite/sim/cris/c/sig1.c)0
-rw-r--r--sim/testsuite/cris/c/sig10.c (renamed from sim/testsuite/sim/cris/c/sig10.c)0
-rw-r--r--sim/testsuite/cris/c/sig11.c (renamed from sim/testsuite/sim/cris/c/sig11.c)0
-rw-r--r--sim/testsuite/cris/c/sig12.c (renamed from sim/testsuite/sim/cris/c/sig12.c)0
-rw-r--r--sim/testsuite/cris/c/sig13.c (renamed from sim/testsuite/sim/cris/c/sig13.c)0
-rw-r--r--sim/testsuite/cris/c/sig2.c (renamed from sim/testsuite/sim/cris/c/sig2.c)0
-rw-r--r--sim/testsuite/cris/c/sig3.c (renamed from sim/testsuite/sim/cris/c/sig3.c)0
-rw-r--r--sim/testsuite/cris/c/sig4.c (renamed from sim/testsuite/sim/cris/c/sig4.c)0
-rw-r--r--sim/testsuite/cris/c/sig5.c (renamed from sim/testsuite/sim/cris/c/sig5.c)0
-rw-r--r--sim/testsuite/cris/c/sig6.c (renamed from sim/testsuite/sim/cris/c/sig6.c)0
-rw-r--r--sim/testsuite/cris/c/sig7.c (renamed from sim/testsuite/sim/cris/c/sig7.c)0
-rw-r--r--sim/testsuite/cris/c/sig8.c (renamed from sim/testsuite/sim/cris/c/sig8.c)0
-rw-r--r--sim/testsuite/cris/c/sig9.c (renamed from sim/testsuite/sim/cris/c/sig9.c)0
-rw-r--r--sim/testsuite/cris/c/sigreturn1.c (renamed from sim/testsuite/sim/cris/c/sigreturn1.c)0
-rw-r--r--sim/testsuite/cris/c/sigreturn2.c (renamed from sim/testsuite/sim/cris/c/sigreturn2.c)0
-rw-r--r--sim/testsuite/cris/c/sigreturn3.c (renamed from sim/testsuite/sim/cris/c/sigreturn3.c)0
-rw-r--r--sim/testsuite/cris/c/sigreturn4.c (renamed from sim/testsuite/sim/cris/c/sigreturn4.c)0
-rw-r--r--sim/testsuite/cris/c/sjlj.c (renamed from sim/testsuite/sim/cris/c/sjlj.c)0
-rw-r--r--sim/testsuite/cris/c/sock1.c (renamed from sim/testsuite/sim/cris/c/sock1.c)0
-rw-r--r--sim/testsuite/cris/c/stat1.c (renamed from sim/testsuite/sim/cris/c/stat1.c)0
-rw-r--r--sim/testsuite/cris/c/stat2.c (renamed from sim/testsuite/sim/cris/c/stat2.c)0
-rw-r--r--sim/testsuite/cris/c/stat3.c (renamed from sim/testsuite/sim/cris/c/stat3.c)0
-rw-r--r--sim/testsuite/cris/c/stat4.c (renamed from sim/testsuite/sim/cris/c/stat4.c)0
-rw-r--r--sim/testsuite/cris/c/stat5.c (renamed from sim/testsuite/sim/cris/c/stat5.c)0
-rw-r--r--sim/testsuite/cris/c/stat7.c (renamed from sim/testsuite/sim/cris/c/stat7.c)0
-rw-r--r--sim/testsuite/cris/c/stat8.c (renamed from sim/testsuite/sim/cris/c/stat8.c)0
-rw-r--r--sim/testsuite/cris/c/syscall1.c (renamed from sim/testsuite/sim/cris/c/syscall1.c)0
-rw-r--r--sim/testsuite/cris/c/syscall2.c (renamed from sim/testsuite/sim/cris/c/syscall2.c)0
-rw-r--r--sim/testsuite/cris/c/syscall3.c (renamed from sim/testsuite/sim/cris/c/syscall3.c)0
-rw-r--r--sim/testsuite/cris/c/syscall4.c (renamed from sim/testsuite/sim/cris/c/syscall4.c)0
-rw-r--r--sim/testsuite/cris/c/syscall5.c (renamed from sim/testsuite/sim/cris/c/syscall5.c)0
-rw-r--r--sim/testsuite/cris/c/syscall6.c (renamed from sim/testsuite/sim/cris/c/syscall6.c)0
-rw-r--r--sim/testsuite/cris/c/syscall7.c (renamed from sim/testsuite/sim/cris/c/syscall7.c)0
-rw-r--r--sim/testsuite/cris/c/syscall8.c (renamed from sim/testsuite/sim/cris/c/syscall8.c)0
-rw-r--r--sim/testsuite/cris/c/sysctl1.c (renamed from sim/testsuite/sim/cris/c/sysctl1.c)0
-rw-r--r--sim/testsuite/cris/c/sysctl2.c (renamed from sim/testsuite/sim/cris/c/sysctl2.c)0
-rw-r--r--sim/testsuite/cris/c/sysctl3.c (renamed from sim/testsuite/sim/cris/c/sysctl3.c)0
-rw-r--r--sim/testsuite/cris/c/thread2.c (renamed from sim/testsuite/sim/cris/c/thread2.c)0
-rw-r--r--sim/testsuite/cris/c/thread3.c (renamed from sim/testsuite/sim/cris/c/thread3.c)0
-rw-r--r--sim/testsuite/cris/c/thread4.c (renamed from sim/testsuite/sim/cris/c/thread4.c)0
-rw-r--r--sim/testsuite/cris/c/thread5.c (renamed from sim/testsuite/sim/cris/c/thread5.c)0
-rw-r--r--sim/testsuite/cris/c/time1.c (renamed from sim/testsuite/sim/cris/c/time1.c)0
-rw-r--r--sim/testsuite/cris/c/time2.c (renamed from sim/testsuite/sim/cris/c/time2.c)0
-rw-r--r--sim/testsuite/cris/c/truncate1.c (renamed from sim/testsuite/sim/cris/c/truncate1.c)0
-rw-r--r--sim/testsuite/cris/c/truncate2.c (renamed from sim/testsuite/sim/cris/c/truncate2.c)0
-rw-r--r--sim/testsuite/cris/c/ugetrlimit1.c (renamed from sim/testsuite/sim/cris/c/ugetrlimit1.c)0
-rw-r--r--sim/testsuite/cris/c/uname1.c (renamed from sim/testsuite/sim/cris/c/uname1.c)0
-rw-r--r--sim/testsuite/cris/c/writev1.c (renamed from sim/testsuite/sim/cris/c/writev1.c)0
-rw-r--r--sim/testsuite/cris/c/writev2.c (renamed from sim/testsuite/sim/cris/c/writev2.c)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/host1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/host1.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/irq1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq1.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/irq2.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq2.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/irq3.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq3.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/irq4.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq4.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/irq5.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq5.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/irq6.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/irq6.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/mbox1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/mbox1.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/mem1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/mem1.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/mem2.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/mem2.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/poll1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/poll1.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/quit.s (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/quit.s)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/rvc.exp (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/std.dev (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/std.dev)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/testutils.inc (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/testutils.inc)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/trivial1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial1.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/trivial2.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial2.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/trivial3.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial3.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/trivial4.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/trivial4.r (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.r)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/trivial5.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/trivial5.ms)0
-rw-r--r--sim/testsuite/cris/hw/rv-n-cris/wd1.ms (renamed from sim/testsuite/sim/cris/hw/rv-n-cris/wd1.ms)0
-rw-r--r--sim/testsuite/d10v/ChangeLog (renamed from sim/testsuite/sim/d10v/ChangeLog)0
-rw-r--r--sim/testsuite/d10v/allinsn.exp (renamed from sim/testsuite/sim/d10v/allinsn.exp)0
-rw-r--r--sim/testsuite/d10v/exit47.s (renamed from sim/testsuite/sim/d10v/exit47.s)0
-rw-r--r--sim/testsuite/d10v/hello.s (renamed from sim/testsuite/sim/d10v/hello.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld-d.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-d.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld-i.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-i.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld-id.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-id.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld-im.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-im.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-ld-ip.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld2w-d.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-d.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld2w-i.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-i.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld2w-id.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-id.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld2w-im.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-im.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-ld2w-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-ld2w-ip.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st-d.s (renamed from sim/testsuite/sim/d10v/t-ae-st-d.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st-i.s (renamed from sim/testsuite/sim/d10v/t-ae-st-i.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st-id.s (renamed from sim/testsuite/sim/d10v/t-ae-st-id.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st-im.s (renamed from sim/testsuite/sim/d10v/t-ae-st-im.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-st-ip.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st-is.s (renamed from sim/testsuite/sim/d10v/t-ae-st-is.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st2w-d.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-d.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st2w-i.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-i.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st2w-id.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-id.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st2w-im.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-im.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st2w-ip.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-ip.s)0
-rw-r--r--sim/testsuite/d10v/t-ae-st2w-is.s (renamed from sim/testsuite/sim/d10v/t-ae-st2w-is.s)0
-rw-r--r--sim/testsuite/d10v/t-dbt.s (renamed from sim/testsuite/sim/d10v/t-dbt.s)0
-rw-r--r--sim/testsuite/d10v/t-ld-st.s (renamed from sim/testsuite/sim/d10v/t-ld-st.s)0
-rw-r--r--sim/testsuite/d10v/t-mac.s (renamed from sim/testsuite/sim/d10v/t-mac.s)0
-rw-r--r--sim/testsuite/d10v/t-macros.i (renamed from sim/testsuite/sim/d10v/t-macros.i)0
-rw-r--r--sim/testsuite/d10v/t-mod-ld-pre.s (renamed from sim/testsuite/sim/d10v/t-mod-ld-pre.s)0
-rw-r--r--sim/testsuite/d10v/t-msbu.s (renamed from sim/testsuite/sim/d10v/t-msbu.s)0
-rw-r--r--sim/testsuite/d10v/t-mulxu.s (renamed from sim/testsuite/sim/d10v/t-mulxu.s)0
-rw-r--r--sim/testsuite/d10v/t-mvtac.s (renamed from sim/testsuite/sim/d10v/t-mvtac.s)0
-rw-r--r--sim/testsuite/d10v/t-mvtc.s (renamed from sim/testsuite/sim/d10v/t-mvtc.s)0
-rw-r--r--sim/testsuite/d10v/t-rac.s (renamed from sim/testsuite/sim/d10v/t-rac.s)0
-rw-r--r--sim/testsuite/d10v/t-rachi.s (renamed from sim/testsuite/sim/d10v/t-rachi.s)0
-rw-r--r--sim/testsuite/d10v/t-rdt.s (renamed from sim/testsuite/sim/d10v/t-rdt.s)0
-rw-r--r--sim/testsuite/d10v/t-rep.s (renamed from sim/testsuite/sim/d10v/t-rep.s)0
-rw-r--r--sim/testsuite/d10v/t-rie-xx.s (renamed from sim/testsuite/sim/d10v/t-rie-xx.s)0
-rw-r--r--sim/testsuite/d10v/t-rte.s (renamed from sim/testsuite/sim/d10v/t-rte.s)0
-rw-r--r--sim/testsuite/d10v/t-sac.s (renamed from sim/testsuite/sim/d10v/t-sac.s)0
-rw-r--r--sim/testsuite/d10v/t-sachi.s (renamed from sim/testsuite/sim/d10v/t-sachi.s)0
-rw-r--r--sim/testsuite/d10v/t-sadd.s (renamed from sim/testsuite/sim/d10v/t-sadd.s)0
-rw-r--r--sim/testsuite/d10v/t-slae.s (renamed from sim/testsuite/sim/d10v/t-slae.s)0
-rw-r--r--sim/testsuite/d10v/t-sp.s (renamed from sim/testsuite/sim/d10v/t-sp.s)0
-rw-r--r--sim/testsuite/d10v/t-sub.s (renamed from sim/testsuite/sim/d10v/t-sub.s)0
-rw-r--r--sim/testsuite/d10v/t-sub2w.s (renamed from sim/testsuite/sim/d10v/t-sub2w.s)0
-rw-r--r--sim/testsuite/d10v/t-subi.s (renamed from sim/testsuite/sim/d10v/t-subi.s)0
-rw-r--r--sim/testsuite/d10v/t-trap.s (renamed from sim/testsuite/sim/d10v/t-trap.s)0
-rw-r--r--sim/testsuite/frv/ChangeLog (renamed from sim/testsuite/sim/frv/ChangeLog)0
-rw-r--r--sim/testsuite/frv/add.cgs (renamed from sim/testsuite/sim/frv/add.cgs)0
-rw-r--r--sim/testsuite/frv/add.pcgs (renamed from sim/testsuite/sim/frv/add.pcgs)0
-rw-r--r--sim/testsuite/frv/addcc.cgs (renamed from sim/testsuite/sim/frv/addcc.cgs)0
-rw-r--r--sim/testsuite/frv/addi.cgs (renamed from sim/testsuite/sim/frv/addi.cgs)0
-rw-r--r--sim/testsuite/frv/addicc.cgs (renamed from sim/testsuite/sim/frv/addicc.cgs)0
-rw-r--r--sim/testsuite/frv/addx.cgs (renamed from sim/testsuite/sim/frv/addx.cgs)0
-rw-r--r--sim/testsuite/frv/addxcc.cgs (renamed from sim/testsuite/sim/frv/addxcc.cgs)0
-rw-r--r--sim/testsuite/frv/addxi.cgs (renamed from sim/testsuite/sim/frv/addxi.cgs)0
-rw-r--r--sim/testsuite/frv/addxicc.cgs (renamed from sim/testsuite/sim/frv/addxicc.cgs)0
-rw-r--r--sim/testsuite/frv/allinsn.exp (renamed from sim/testsuite/sim/frv/allinsn.exp)0
-rw-r--r--sim/testsuite/frv/and.cgs (renamed from sim/testsuite/sim/frv/and.cgs)0
-rw-r--r--sim/testsuite/frv/andcc.cgs (renamed from sim/testsuite/sim/frv/andcc.cgs)0
-rw-r--r--sim/testsuite/frv/andcr.cgs (renamed from sim/testsuite/sim/frv/andcr.cgs)0
-rw-r--r--sim/testsuite/frv/andi.cgs (renamed from sim/testsuite/sim/frv/andi.cgs)0
-rw-r--r--sim/testsuite/frv/andicc.cgs (renamed from sim/testsuite/sim/frv/andicc.cgs)0
-rw-r--r--sim/testsuite/frv/andncr.cgs (renamed from sim/testsuite/sim/frv/andncr.cgs)0
-rw-r--r--sim/testsuite/frv/bar.cgs (renamed from sim/testsuite/sim/frv/bar.cgs)0
-rw-r--r--sim/testsuite/frv/bc.cgs (renamed from sim/testsuite/sim/frv/bc.cgs)0
-rw-r--r--sim/testsuite/frv/bcclr.cgs (renamed from sim/testsuite/sim/frv/bcclr.cgs)0
-rw-r--r--sim/testsuite/frv/bceqlr.cgs (renamed from sim/testsuite/sim/frv/bceqlr.cgs)0
-rw-r--r--sim/testsuite/frv/bcgelr.cgs (renamed from sim/testsuite/sim/frv/bcgelr.cgs)0
-rw-r--r--sim/testsuite/frv/bcgtlr.cgs (renamed from sim/testsuite/sim/frv/bcgtlr.cgs)0
-rw-r--r--sim/testsuite/frv/bchilr.cgs (renamed from sim/testsuite/sim/frv/bchilr.cgs)0
-rw-r--r--sim/testsuite/frv/bclelr.cgs (renamed from sim/testsuite/sim/frv/bclelr.cgs)0
-rw-r--r--sim/testsuite/frv/bclr.cgs (renamed from sim/testsuite/sim/frv/bclr.cgs)0
-rw-r--r--sim/testsuite/frv/bclslr.cgs (renamed from sim/testsuite/sim/frv/bclslr.cgs)0
-rw-r--r--sim/testsuite/frv/bcltlr.cgs (renamed from sim/testsuite/sim/frv/bcltlr.cgs)0
-rw-r--r--sim/testsuite/frv/bcnclr.cgs (renamed from sim/testsuite/sim/frv/bcnclr.cgs)0
-rw-r--r--sim/testsuite/frv/bcnelr.cgs (renamed from sim/testsuite/sim/frv/bcnelr.cgs)0
-rw-r--r--sim/testsuite/frv/bcnlr.cgs (renamed from sim/testsuite/sim/frv/bcnlr.cgs)0
-rw-r--r--sim/testsuite/frv/bcnolr.cgs (renamed from sim/testsuite/sim/frv/bcnolr.cgs)0
-rw-r--r--sim/testsuite/frv/bcnvlr.cgs (renamed from sim/testsuite/sim/frv/bcnvlr.cgs)0
-rw-r--r--sim/testsuite/frv/bcplr.cgs (renamed from sim/testsuite/sim/frv/bcplr.cgs)0
-rw-r--r--sim/testsuite/frv/bcralr.cgs (renamed from sim/testsuite/sim/frv/bcralr.cgs)0
-rw-r--r--sim/testsuite/frv/bctrlr.cgs (renamed from sim/testsuite/sim/frv/bctrlr.cgs)0
-rw-r--r--sim/testsuite/frv/bcvlr.cgs (renamed from sim/testsuite/sim/frv/bcvlr.cgs)0
-rw-r--r--sim/testsuite/frv/beq.cgs (renamed from sim/testsuite/sim/frv/beq.cgs)0
-rw-r--r--sim/testsuite/frv/beqlr.cgs (renamed from sim/testsuite/sim/frv/beqlr.cgs)0
-rw-r--r--sim/testsuite/frv/bge.cgs (renamed from sim/testsuite/sim/frv/bge.cgs)0
-rw-r--r--sim/testsuite/frv/bgelr.cgs (renamed from sim/testsuite/sim/frv/bgelr.cgs)0
-rw-r--r--sim/testsuite/frv/bgt.cgs (renamed from sim/testsuite/sim/frv/bgt.cgs)0
-rw-r--r--sim/testsuite/frv/bgtlr.cgs (renamed from sim/testsuite/sim/frv/bgtlr.cgs)0
-rw-r--r--sim/testsuite/frv/bhi.cgs (renamed from sim/testsuite/sim/frv/bhi.cgs)0
-rw-r--r--sim/testsuite/frv/bhilr.cgs (renamed from sim/testsuite/sim/frv/bhilr.cgs)0
-rw-r--r--sim/testsuite/frv/ble.cgs (renamed from sim/testsuite/sim/frv/ble.cgs)0
-rw-r--r--sim/testsuite/frv/blelr.cgs (renamed from sim/testsuite/sim/frv/blelr.cgs)0
-rw-r--r--sim/testsuite/frv/bls.cgs (renamed from sim/testsuite/sim/frv/bls.cgs)0
-rw-r--r--sim/testsuite/frv/blslr.cgs (renamed from sim/testsuite/sim/frv/blslr.cgs)0
-rw-r--r--sim/testsuite/frv/blt.cgs (renamed from sim/testsuite/sim/frv/blt.cgs)0
-rw-r--r--sim/testsuite/frv/bltlr.cgs (renamed from sim/testsuite/sim/frv/bltlr.cgs)0
-rw-r--r--sim/testsuite/frv/bn.cgs (renamed from sim/testsuite/sim/frv/bn.cgs)0
-rw-r--r--sim/testsuite/frv/bnc.cgs (renamed from sim/testsuite/sim/frv/bnc.cgs)0
-rw-r--r--sim/testsuite/frv/bnclr.cgs (renamed from sim/testsuite/sim/frv/bnclr.cgs)0
-rw-r--r--sim/testsuite/frv/bne.cgs (renamed from sim/testsuite/sim/frv/bne.cgs)0
-rw-r--r--sim/testsuite/frv/bnelr.cgs (renamed from sim/testsuite/sim/frv/bnelr.cgs)0
-rw-r--r--sim/testsuite/frv/bnlr.cgs (renamed from sim/testsuite/sim/frv/bnlr.cgs)0
-rw-r--r--sim/testsuite/frv/bno.cgs (renamed from sim/testsuite/sim/frv/bno.cgs)0
-rw-r--r--sim/testsuite/frv/bnolr.cgs (renamed from sim/testsuite/sim/frv/bnolr.cgs)0
-rw-r--r--sim/testsuite/frv/bnv.cgs (renamed from sim/testsuite/sim/frv/bnv.cgs)0
-rw-r--r--sim/testsuite/frv/bnvlr.cgs (renamed from sim/testsuite/sim/frv/bnvlr.cgs)0
-rw-r--r--sim/testsuite/frv/bp.cgs (renamed from sim/testsuite/sim/frv/bp.cgs)0
-rw-r--r--sim/testsuite/frv/bplr.cgs (renamed from sim/testsuite/sim/frv/bplr.cgs)0
-rw-r--r--sim/testsuite/frv/bra.cgs (renamed from sim/testsuite/sim/frv/bra.cgs)0
-rw-r--r--sim/testsuite/frv/bralr.cgs (renamed from sim/testsuite/sim/frv/bralr.cgs)0
-rw-r--r--sim/testsuite/frv/branch.pcgs (renamed from sim/testsuite/sim/frv/branch.pcgs)0
-rw-r--r--sim/testsuite/frv/break.cgs (renamed from sim/testsuite/sim/frv/break.cgs)0
-rw-r--r--sim/testsuite/frv/bv.cgs (renamed from sim/testsuite/sim/frv/bv.cgs)0
-rw-r--r--sim/testsuite/frv/bvlr.cgs (renamed from sim/testsuite/sim/frv/bvlr.cgs)0
-rw-r--r--sim/testsuite/frv/cache.ms (renamed from sim/testsuite/sim/frv/cache.ms)0
-rw-r--r--sim/testsuite/frv/cadd.cgs (renamed from sim/testsuite/sim/frv/cadd.cgs)0
-rw-r--r--sim/testsuite/frv/caddcc.cgs (renamed from sim/testsuite/sim/frv/caddcc.cgs)0
-rw-r--r--sim/testsuite/frv/call.cgs (renamed from sim/testsuite/sim/frv/call.cgs)0
-rw-r--r--sim/testsuite/frv/call.pcgs (renamed from sim/testsuite/sim/frv/call.pcgs)0
-rw-r--r--sim/testsuite/frv/callil.cgs (renamed from sim/testsuite/sim/frv/callil.cgs)0
-rw-r--r--sim/testsuite/frv/calll.cgs (renamed from sim/testsuite/sim/frv/calll.cgs)0
-rw-r--r--sim/testsuite/frv/cand.cgs (renamed from sim/testsuite/sim/frv/cand.cgs)0
-rw-r--r--sim/testsuite/frv/candcc.cgs (renamed from sim/testsuite/sim/frv/candcc.cgs)0
-rw-r--r--sim/testsuite/frv/ccalll.cgs (renamed from sim/testsuite/sim/frv/ccalll.cgs)0
-rw-r--r--sim/testsuite/frv/cckc.cgs (renamed from sim/testsuite/sim/frv/cckc.cgs)0
-rw-r--r--sim/testsuite/frv/cckeq.cgs (renamed from sim/testsuite/sim/frv/cckeq.cgs)0
-rw-r--r--sim/testsuite/frv/cckge.cgs (renamed from sim/testsuite/sim/frv/cckge.cgs)0
-rw-r--r--sim/testsuite/frv/cckgt.cgs (renamed from sim/testsuite/sim/frv/cckgt.cgs)0
-rw-r--r--sim/testsuite/frv/cckhi.cgs (renamed from sim/testsuite/sim/frv/cckhi.cgs)0
-rw-r--r--sim/testsuite/frv/cckle.cgs (renamed from sim/testsuite/sim/frv/cckle.cgs)0
-rw-r--r--sim/testsuite/frv/cckls.cgs (renamed from sim/testsuite/sim/frv/cckls.cgs)0
-rw-r--r--sim/testsuite/frv/ccklt.cgs (renamed from sim/testsuite/sim/frv/ccklt.cgs)0
-rw-r--r--sim/testsuite/frv/cckn.cgs (renamed from sim/testsuite/sim/frv/cckn.cgs)0
-rw-r--r--sim/testsuite/frv/ccknc.cgs (renamed from sim/testsuite/sim/frv/ccknc.cgs)0
-rw-r--r--sim/testsuite/frv/cckne.cgs (renamed from sim/testsuite/sim/frv/cckne.cgs)0
-rw-r--r--sim/testsuite/frv/cckno.cgs (renamed from sim/testsuite/sim/frv/cckno.cgs)0
-rw-r--r--sim/testsuite/frv/ccknv.cgs (renamed from sim/testsuite/sim/frv/ccknv.cgs)0
-rw-r--r--sim/testsuite/frv/cckp.cgs (renamed from sim/testsuite/sim/frv/cckp.cgs)0
-rw-r--r--sim/testsuite/frv/cckra.cgs (renamed from sim/testsuite/sim/frv/cckra.cgs)0
-rw-r--r--sim/testsuite/frv/cckv.cgs (renamed from sim/testsuite/sim/frv/cckv.cgs)0
-rw-r--r--sim/testsuite/frv/ccmp.cgs (renamed from sim/testsuite/sim/frv/ccmp.cgs)0
-rw-r--r--sim/testsuite/frv/cfabss.cgs (renamed from sim/testsuite/sim/frv/cfabss.cgs)0
-rw-r--r--sim/testsuite/frv/cfadds.cgs (renamed from sim/testsuite/sim/frv/cfadds.cgs)0
-rw-r--r--sim/testsuite/frv/cfckeq.cgs (renamed from sim/testsuite/sim/frv/cfckeq.cgs)0
-rw-r--r--sim/testsuite/frv/cfckge.cgs (renamed from sim/testsuite/sim/frv/cfckge.cgs)0
-rw-r--r--sim/testsuite/frv/cfckgt.cgs (renamed from sim/testsuite/sim/frv/cfckgt.cgs)0
-rw-r--r--sim/testsuite/frv/cfckle.cgs (renamed from sim/testsuite/sim/frv/cfckle.cgs)0
-rw-r--r--sim/testsuite/frv/cfcklg.cgs (renamed from sim/testsuite/sim/frv/cfcklg.cgs)0
-rw-r--r--sim/testsuite/frv/cfcklt.cgs (renamed from sim/testsuite/sim/frv/cfcklt.cgs)0
-rw-r--r--sim/testsuite/frv/cfckne.cgs (renamed from sim/testsuite/sim/frv/cfckne.cgs)0
-rw-r--r--sim/testsuite/frv/cfckno.cgs (renamed from sim/testsuite/sim/frv/cfckno.cgs)0
-rw-r--r--sim/testsuite/frv/cfcko.cgs (renamed from sim/testsuite/sim/frv/cfcko.cgs)0
-rw-r--r--sim/testsuite/frv/cfckra.cgs (renamed from sim/testsuite/sim/frv/cfckra.cgs)0
-rw-r--r--sim/testsuite/frv/cfcku.cgs (renamed from sim/testsuite/sim/frv/cfcku.cgs)0
-rw-r--r--sim/testsuite/frv/cfckue.cgs (renamed from sim/testsuite/sim/frv/cfckue.cgs)0
-rw-r--r--sim/testsuite/frv/cfckug.cgs (renamed from sim/testsuite/sim/frv/cfckug.cgs)0
-rw-r--r--sim/testsuite/frv/cfckuge.cgs (renamed from sim/testsuite/sim/frv/cfckuge.cgs)0
-rw-r--r--sim/testsuite/frv/cfckul.cgs (renamed from sim/testsuite/sim/frv/cfckul.cgs)0
-rw-r--r--sim/testsuite/frv/cfckule.cgs (renamed from sim/testsuite/sim/frv/cfckule.cgs)0
-rw-r--r--sim/testsuite/frv/cfcmps.cgs (renamed from sim/testsuite/sim/frv/cfcmps.cgs)0
-rw-r--r--sim/testsuite/frv/cfdivs.cgs (renamed from sim/testsuite/sim/frv/cfdivs.cgs)0
-rw-r--r--sim/testsuite/frv/cfitos.cgs (renamed from sim/testsuite/sim/frv/cfitos.cgs)0
-rw-r--r--sim/testsuite/frv/cfmadds.cgs (renamed from sim/testsuite/sim/frv/cfmadds.cgs)0
-rw-r--r--sim/testsuite/frv/cfmas.cgs (renamed from sim/testsuite/sim/frv/cfmas.cgs)0
-rw-r--r--sim/testsuite/frv/cfmovs.cgs (renamed from sim/testsuite/sim/frv/cfmovs.cgs)0
-rw-r--r--sim/testsuite/frv/cfmss.cgs (renamed from sim/testsuite/sim/frv/cfmss.cgs)0
-rw-r--r--sim/testsuite/frv/cfmsubs.cgs (renamed from sim/testsuite/sim/frv/cfmsubs.cgs)0
-rw-r--r--sim/testsuite/frv/cfmuls.cgs (renamed from sim/testsuite/sim/frv/cfmuls.cgs)0
-rw-r--r--sim/testsuite/frv/cfnegs.cgs (renamed from sim/testsuite/sim/frv/cfnegs.cgs)0
-rw-r--r--sim/testsuite/frv/cfsqrts.cgs (renamed from sim/testsuite/sim/frv/cfsqrts.cgs)0
-rw-r--r--sim/testsuite/frv/cfstoi.cgs (renamed from sim/testsuite/sim/frv/cfstoi.cgs)0
-rw-r--r--sim/testsuite/frv/cfsubs.cgs (renamed from sim/testsuite/sim/frv/cfsubs.cgs)0
-rw-r--r--sim/testsuite/frv/cjmpl.cgs (renamed from sim/testsuite/sim/frv/cjmpl.cgs)0
-rw-r--r--sim/testsuite/frv/ckc.cgs (renamed from sim/testsuite/sim/frv/ckc.cgs)0
-rw-r--r--sim/testsuite/frv/ckeq.cgs (renamed from sim/testsuite/sim/frv/ckeq.cgs)0
-rw-r--r--sim/testsuite/frv/ckge.cgs (renamed from sim/testsuite/sim/frv/ckge.cgs)0
-rw-r--r--sim/testsuite/frv/ckgt.cgs (renamed from sim/testsuite/sim/frv/ckgt.cgs)0
-rw-r--r--sim/testsuite/frv/ckhi.cgs (renamed from sim/testsuite/sim/frv/ckhi.cgs)0
-rw-r--r--sim/testsuite/frv/ckle.cgs (renamed from sim/testsuite/sim/frv/ckle.cgs)0
-rw-r--r--sim/testsuite/frv/ckls.cgs (renamed from sim/testsuite/sim/frv/ckls.cgs)0
-rw-r--r--sim/testsuite/frv/cklt.cgs (renamed from sim/testsuite/sim/frv/cklt.cgs)0
-rw-r--r--sim/testsuite/frv/ckn.cgs (renamed from sim/testsuite/sim/frv/ckn.cgs)0
-rw-r--r--sim/testsuite/frv/cknc.cgs (renamed from sim/testsuite/sim/frv/cknc.cgs)0
-rw-r--r--sim/testsuite/frv/ckne.cgs (renamed from sim/testsuite/sim/frv/ckne.cgs)0
-rw-r--r--sim/testsuite/frv/ckno.cgs (renamed from sim/testsuite/sim/frv/ckno.cgs)0
-rw-r--r--sim/testsuite/frv/cknv.cgs (renamed from sim/testsuite/sim/frv/cknv.cgs)0
-rw-r--r--sim/testsuite/frv/ckp.cgs (renamed from sim/testsuite/sim/frv/ckp.cgs)0
-rw-r--r--sim/testsuite/frv/ckra.cgs (renamed from sim/testsuite/sim/frv/ckra.cgs)0
-rw-r--r--sim/testsuite/frv/ckv.cgs (renamed from sim/testsuite/sim/frv/ckv.cgs)0
-rw-r--r--sim/testsuite/frv/cld.cgs (renamed from sim/testsuite/sim/frv/cld.cgs)0
-rw-r--r--sim/testsuite/frv/cldbf.cgs (renamed from sim/testsuite/sim/frv/cldbf.cgs)0
-rw-r--r--sim/testsuite/frv/cldbfu.cgs (renamed from sim/testsuite/sim/frv/cldbfu.cgs)0
-rw-r--r--sim/testsuite/frv/cldd.cgs (renamed from sim/testsuite/sim/frv/cldd.cgs)0
-rw-r--r--sim/testsuite/frv/clddf.cgs (renamed from sim/testsuite/sim/frv/clddf.cgs)0
-rw-r--r--sim/testsuite/frv/clddfu.cgs (renamed from sim/testsuite/sim/frv/clddfu.cgs)0
-rw-r--r--sim/testsuite/frv/clddu.cgs (renamed from sim/testsuite/sim/frv/clddu.cgs)0
-rw-r--r--sim/testsuite/frv/cldf.cgs (renamed from sim/testsuite/sim/frv/cldf.cgs)0
-rw-r--r--sim/testsuite/frv/cldfu.cgs (renamed from sim/testsuite/sim/frv/cldfu.cgs)0
-rw-r--r--sim/testsuite/frv/cldhf.cgs (renamed from sim/testsuite/sim/frv/cldhf.cgs)0
-rw-r--r--sim/testsuite/frv/cldhfu.cgs (renamed from sim/testsuite/sim/frv/cldhfu.cgs)0
-rw-r--r--sim/testsuite/frv/cldq.cgs (renamed from sim/testsuite/sim/frv/cldq.cgs)0
-rw-r--r--sim/testsuite/frv/cldqu.cgs (renamed from sim/testsuite/sim/frv/cldqu.cgs)0
-rw-r--r--sim/testsuite/frv/cldsb.cgs (renamed from sim/testsuite/sim/frv/cldsb.cgs)0
-rw-r--r--sim/testsuite/frv/cldsbu.cgs (renamed from sim/testsuite/sim/frv/cldsbu.cgs)0
-rw-r--r--sim/testsuite/frv/cldsh.cgs (renamed from sim/testsuite/sim/frv/cldsh.cgs)0
-rw-r--r--sim/testsuite/frv/cldshu.cgs (renamed from sim/testsuite/sim/frv/cldshu.cgs)0
-rw-r--r--sim/testsuite/frv/cldu.cgs (renamed from sim/testsuite/sim/frv/cldu.cgs)0
-rw-r--r--sim/testsuite/frv/cldub.cgs (renamed from sim/testsuite/sim/frv/cldub.cgs)0
-rw-r--r--sim/testsuite/frv/cldubu.cgs (renamed from sim/testsuite/sim/frv/cldubu.cgs)0
-rw-r--r--sim/testsuite/frv/clduh.cgs (renamed from sim/testsuite/sim/frv/clduh.cgs)0
-rw-r--r--sim/testsuite/frv/clduhu.cgs (renamed from sim/testsuite/sim/frv/clduhu.cgs)0
-rw-r--r--sim/testsuite/frv/clrfa.cgs (renamed from sim/testsuite/sim/frv/clrfa.cgs)0
-rw-r--r--sim/testsuite/frv/clrfr.cgs (renamed from sim/testsuite/sim/frv/clrfr.cgs)0
-rw-r--r--sim/testsuite/frv/clrga.cgs (renamed from sim/testsuite/sim/frv/clrga.cgs)0
-rw-r--r--sim/testsuite/frv/clrgr.cgs (renamed from sim/testsuite/sim/frv/clrgr.cgs)0
-rw-r--r--sim/testsuite/frv/cmaddhss.cgs (renamed from sim/testsuite/sim/frv/cmaddhss.cgs)0
-rw-r--r--sim/testsuite/frv/cmaddhus.cgs (renamed from sim/testsuite/sim/frv/cmaddhus.cgs)0
-rw-r--r--sim/testsuite/frv/cmand.cgs (renamed from sim/testsuite/sim/frv/cmand.cgs)0
-rw-r--r--sim/testsuite/frv/cmbtoh.cgs (renamed from sim/testsuite/sim/frv/cmbtoh.cgs)0
-rw-r--r--sim/testsuite/frv/cmbtohe.cgs (renamed from sim/testsuite/sim/frv/cmbtohe.cgs)0
-rw-r--r--sim/testsuite/frv/cmcpxis.cgs (renamed from sim/testsuite/sim/frv/cmcpxis.cgs)0
-rw-r--r--sim/testsuite/frv/cmcpxiu.cgs (renamed from sim/testsuite/sim/frv/cmcpxiu.cgs)0
-rw-r--r--sim/testsuite/frv/cmcpxrs.cgs (renamed from sim/testsuite/sim/frv/cmcpxrs.cgs)0
-rw-r--r--sim/testsuite/frv/cmcpxru.cgs (renamed from sim/testsuite/sim/frv/cmcpxru.cgs)0
-rw-r--r--sim/testsuite/frv/cmexpdhd.cgs (renamed from sim/testsuite/sim/frv/cmexpdhd.cgs)0
-rw-r--r--sim/testsuite/frv/cmexpdhw.cgs (renamed from sim/testsuite/sim/frv/cmexpdhw.cgs)0
-rw-r--r--sim/testsuite/frv/cmhtob.cgs (renamed from sim/testsuite/sim/frv/cmhtob.cgs)0
-rw-r--r--sim/testsuite/frv/cmmachs.cgs (renamed from sim/testsuite/sim/frv/cmmachs.cgs)0
-rw-r--r--sim/testsuite/frv/cmmachu.cgs (renamed from sim/testsuite/sim/frv/cmmachu.cgs)0
-rw-r--r--sim/testsuite/frv/cmmulhs.cgs (renamed from sim/testsuite/sim/frv/cmmulhs.cgs)0
-rw-r--r--sim/testsuite/frv/cmmulhu.cgs (renamed from sim/testsuite/sim/frv/cmmulhu.cgs)0
-rw-r--r--sim/testsuite/frv/cmnot.cgs (renamed from sim/testsuite/sim/frv/cmnot.cgs)0
-rw-r--r--sim/testsuite/frv/cmor.cgs (renamed from sim/testsuite/sim/frv/cmor.cgs)0
-rw-r--r--sim/testsuite/frv/cmov.cgs (renamed from sim/testsuite/sim/frv/cmov.cgs)0
-rw-r--r--sim/testsuite/frv/cmovfg.cgs (renamed from sim/testsuite/sim/frv/cmovfg.cgs)0
-rw-r--r--sim/testsuite/frv/cmovfgd.cgs (renamed from sim/testsuite/sim/frv/cmovfgd.cgs)0
-rw-r--r--sim/testsuite/frv/cmovgf.cgs (renamed from sim/testsuite/sim/frv/cmovgf.cgs)0
-rw-r--r--sim/testsuite/frv/cmovgfd.cgs (renamed from sim/testsuite/sim/frv/cmovgfd.cgs)0
-rw-r--r--sim/testsuite/frv/cmp.cgs (renamed from sim/testsuite/sim/frv/cmp.cgs)0
-rw-r--r--sim/testsuite/frv/cmpb.cgs (renamed from sim/testsuite/sim/frv/cmpb.cgs)0
-rw-r--r--sim/testsuite/frv/cmpba.cgs (renamed from sim/testsuite/sim/frv/cmpba.cgs)0
-rw-r--r--sim/testsuite/frv/cmpi.cgs (renamed from sim/testsuite/sim/frv/cmpi.cgs)0
-rw-r--r--sim/testsuite/frv/cmqmachs.cgs (renamed from sim/testsuite/sim/frv/cmqmachs.cgs)0
-rw-r--r--sim/testsuite/frv/cmqmachu.cgs (renamed from sim/testsuite/sim/frv/cmqmachu.cgs)0
-rw-r--r--sim/testsuite/frv/cmqmulhs.cgs (renamed from sim/testsuite/sim/frv/cmqmulhs.cgs)0
-rw-r--r--sim/testsuite/frv/cmqmulhu.cgs (renamed from sim/testsuite/sim/frv/cmqmulhu.cgs)0
-rw-r--r--sim/testsuite/frv/cmsubhss.cgs (renamed from sim/testsuite/sim/frv/cmsubhss.cgs)0
-rw-r--r--sim/testsuite/frv/cmsubhus.cgs (renamed from sim/testsuite/sim/frv/cmsubhus.cgs)0
-rw-r--r--sim/testsuite/frv/cmxor.cgs (renamed from sim/testsuite/sim/frv/cmxor.cgs)0
-rw-r--r--sim/testsuite/frv/cnot.cgs (renamed from sim/testsuite/sim/frv/cnot.cgs)0
-rw-r--r--sim/testsuite/frv/commitfa.cgs (renamed from sim/testsuite/sim/frv/commitfa.cgs)0
-rw-r--r--sim/testsuite/frv/commitfr.cgs (renamed from sim/testsuite/sim/frv/commitfr.cgs)0
-rw-r--r--sim/testsuite/frv/commitga.cgs (renamed from sim/testsuite/sim/frv/commitga.cgs)0
-rw-r--r--sim/testsuite/frv/commitgr.cgs (renamed from sim/testsuite/sim/frv/commitgr.cgs)0
-rw-r--r--sim/testsuite/frv/cop1.cgs (renamed from sim/testsuite/sim/frv/cop1.cgs)0
-rw-r--r--sim/testsuite/frv/cop2.cgs (renamed from sim/testsuite/sim/frv/cop2.cgs)0
-rw-r--r--sim/testsuite/frv/cor.cgs (renamed from sim/testsuite/sim/frv/cor.cgs)0
-rw-r--r--sim/testsuite/frv/corcc.cgs (renamed from sim/testsuite/sim/frv/corcc.cgs)0
-rw-r--r--sim/testsuite/frv/cscan.cgs (renamed from sim/testsuite/sim/frv/cscan.cgs)0
-rw-r--r--sim/testsuite/frv/csdiv.cgs (renamed from sim/testsuite/sim/frv/csdiv.cgs)0
-rw-r--r--sim/testsuite/frv/csll.cgs (renamed from sim/testsuite/sim/frv/csll.cgs)0
-rw-r--r--sim/testsuite/frv/csllcc.cgs (renamed from sim/testsuite/sim/frv/csllcc.cgs)0
-rw-r--r--sim/testsuite/frv/csmul.cgs (renamed from sim/testsuite/sim/frv/csmul.cgs)0
-rw-r--r--sim/testsuite/frv/csmulcc.cgs (renamed from sim/testsuite/sim/frv/csmulcc.cgs)0
-rw-r--r--sim/testsuite/frv/csra.cgs (renamed from sim/testsuite/sim/frv/csra.cgs)0
-rw-r--r--sim/testsuite/frv/csracc.cgs (renamed from sim/testsuite/sim/frv/csracc.cgs)0
-rw-r--r--sim/testsuite/frv/csrl.cgs (renamed from sim/testsuite/sim/frv/csrl.cgs)0
-rw-r--r--sim/testsuite/frv/csrlcc.cgs (renamed from sim/testsuite/sim/frv/csrlcc.cgs)0
-rw-r--r--sim/testsuite/frv/cst.cgs (renamed from sim/testsuite/sim/frv/cst.cgs)0
-rw-r--r--sim/testsuite/frv/cstb.cgs (renamed from sim/testsuite/sim/frv/cstb.cgs)0
-rw-r--r--sim/testsuite/frv/cstbf.cgs (renamed from sim/testsuite/sim/frv/cstbf.cgs)0
-rw-r--r--sim/testsuite/frv/cstbfu.cgs (renamed from sim/testsuite/sim/frv/cstbfu.cgs)0
-rw-r--r--sim/testsuite/frv/cstbu.cgs (renamed from sim/testsuite/sim/frv/cstbu.cgs)0
-rw-r--r--sim/testsuite/frv/cstd.cgs (renamed from sim/testsuite/sim/frv/cstd.cgs)0
-rw-r--r--sim/testsuite/frv/cstdf.cgs (renamed from sim/testsuite/sim/frv/cstdf.cgs)0
-rw-r--r--sim/testsuite/frv/cstdfu.cgs (renamed from sim/testsuite/sim/frv/cstdfu.cgs)0
-rw-r--r--sim/testsuite/frv/cstdu.cgs (renamed from sim/testsuite/sim/frv/cstdu.cgs)0
-rw-r--r--sim/testsuite/frv/cstf.cgs (renamed from sim/testsuite/sim/frv/cstf.cgs)0
-rw-r--r--sim/testsuite/frv/cstfu.cgs (renamed from sim/testsuite/sim/frv/cstfu.cgs)0
-rw-r--r--sim/testsuite/frv/csth.cgs (renamed from sim/testsuite/sim/frv/csth.cgs)0
-rw-r--r--sim/testsuite/frv/csthf.cgs (renamed from sim/testsuite/sim/frv/csthf.cgs)0
-rw-r--r--sim/testsuite/frv/csthfu.cgs (renamed from sim/testsuite/sim/frv/csthfu.cgs)0
-rw-r--r--sim/testsuite/frv/csthu.cgs (renamed from sim/testsuite/sim/frv/csthu.cgs)0
-rw-r--r--sim/testsuite/frv/cstq.cgs (renamed from sim/testsuite/sim/frv/cstq.cgs)0
-rw-r--r--sim/testsuite/frv/cstu.cgs (renamed from sim/testsuite/sim/frv/cstu.cgs)0
-rw-r--r--sim/testsuite/frv/csub.cgs (renamed from sim/testsuite/sim/frv/csub.cgs)0
-rw-r--r--sim/testsuite/frv/csubcc.cgs (renamed from sim/testsuite/sim/frv/csubcc.cgs)0
-rw-r--r--sim/testsuite/frv/cswap.cgs (renamed from sim/testsuite/sim/frv/cswap.cgs)0
-rw-r--r--sim/testsuite/frv/cudiv.cgs (renamed from sim/testsuite/sim/frv/cudiv.cgs)0
-rw-r--r--sim/testsuite/frv/cxor.cgs (renamed from sim/testsuite/sim/frv/cxor.cgs)0
-rw-r--r--sim/testsuite/frv/cxorcc.cgs (renamed from sim/testsuite/sim/frv/cxorcc.cgs)0
-rw-r--r--sim/testsuite/frv/dcef.cgs (renamed from sim/testsuite/sim/frv/dcef.cgs)0
-rw-r--r--sim/testsuite/frv/dcei.cgs (renamed from sim/testsuite/sim/frv/dcei.cgs)0
-rw-r--r--sim/testsuite/frv/dcf.cgs (renamed from sim/testsuite/sim/frv/dcf.cgs)0
-rw-r--r--sim/testsuite/frv/dci.cgs (renamed from sim/testsuite/sim/frv/dci.cgs)0
-rw-r--r--sim/testsuite/frv/exit47.ms (renamed from sim/testsuite/sim/frv/exit47.ms)0
-rw-r--r--sim/testsuite/frv/fabsd.cgs (renamed from sim/testsuite/sim/frv/fabsd.cgs)0
-rw-r--r--sim/testsuite/frv/fabss.cgs (renamed from sim/testsuite/sim/frv/fabss.cgs)0
-rw-r--r--sim/testsuite/frv/faddd.cgs (renamed from sim/testsuite/sim/frv/faddd.cgs)0
-rw-r--r--sim/testsuite/frv/fadds.cgs (renamed from sim/testsuite/sim/frv/fadds.cgs)0
-rw-r--r--sim/testsuite/frv/fbeq.cgs (renamed from sim/testsuite/sim/frv/fbeq.cgs)0
-rw-r--r--sim/testsuite/frv/fbeqlr.cgs (renamed from sim/testsuite/sim/frv/fbeqlr.cgs)0
-rw-r--r--sim/testsuite/frv/fbge.cgs (renamed from sim/testsuite/sim/frv/fbge.cgs)0
-rw-r--r--sim/testsuite/frv/fbgelr.cgs (renamed from sim/testsuite/sim/frv/fbgelr.cgs)0
-rw-r--r--sim/testsuite/frv/fbgt.cgs (renamed from sim/testsuite/sim/frv/fbgt.cgs)0
-rw-r--r--sim/testsuite/frv/fbgtlr.cgs (renamed from sim/testsuite/sim/frv/fbgtlr.cgs)0
-rw-r--r--sim/testsuite/frv/fble.cgs (renamed from sim/testsuite/sim/frv/fble.cgs)0
-rw-r--r--sim/testsuite/frv/fblelr.cgs (renamed from sim/testsuite/sim/frv/fblelr.cgs)0
-rw-r--r--sim/testsuite/frv/fblg.cgs (renamed from sim/testsuite/sim/frv/fblg.cgs)0
-rw-r--r--sim/testsuite/frv/fblglr.cgs (renamed from sim/testsuite/sim/frv/fblglr.cgs)0
-rw-r--r--sim/testsuite/frv/fblt.cgs (renamed from sim/testsuite/sim/frv/fblt.cgs)0
-rw-r--r--sim/testsuite/frv/fbltlr.cgs (renamed from sim/testsuite/sim/frv/fbltlr.cgs)0
-rw-r--r--sim/testsuite/frv/fbne.cgs (renamed from sim/testsuite/sim/frv/fbne.cgs)0
-rw-r--r--sim/testsuite/frv/fbnelr.cgs (renamed from sim/testsuite/sim/frv/fbnelr.cgs)0
-rw-r--r--sim/testsuite/frv/fbno.cgs (renamed from sim/testsuite/sim/frv/fbno.cgs)0
-rw-r--r--sim/testsuite/frv/fbnolr.cgs (renamed from sim/testsuite/sim/frv/fbnolr.cgs)0
-rw-r--r--sim/testsuite/frv/fbo.cgs (renamed from sim/testsuite/sim/frv/fbo.cgs)0
-rw-r--r--sim/testsuite/frv/fbolr.cgs (renamed from sim/testsuite/sim/frv/fbolr.cgs)0
-rw-r--r--sim/testsuite/frv/fbra.cgs (renamed from sim/testsuite/sim/frv/fbra.cgs)0
-rw-r--r--sim/testsuite/frv/fbralr.cgs (renamed from sim/testsuite/sim/frv/fbralr.cgs)0
-rw-r--r--sim/testsuite/frv/fbu.cgs (renamed from sim/testsuite/sim/frv/fbu.cgs)0
-rw-r--r--sim/testsuite/frv/fbue.cgs (renamed from sim/testsuite/sim/frv/fbue.cgs)0
-rw-r--r--sim/testsuite/frv/fbuelr.cgs (renamed from sim/testsuite/sim/frv/fbuelr.cgs)0
-rw-r--r--sim/testsuite/frv/fbug.cgs (renamed from sim/testsuite/sim/frv/fbug.cgs)0
-rw-r--r--sim/testsuite/frv/fbuge.cgs (renamed from sim/testsuite/sim/frv/fbuge.cgs)0
-rw-r--r--sim/testsuite/frv/fbugelr.cgs (renamed from sim/testsuite/sim/frv/fbugelr.cgs)0
-rw-r--r--sim/testsuite/frv/fbuglr.cgs (renamed from sim/testsuite/sim/frv/fbuglr.cgs)0
-rw-r--r--sim/testsuite/frv/fbul.cgs (renamed from sim/testsuite/sim/frv/fbul.cgs)0
-rw-r--r--sim/testsuite/frv/fbule.cgs (renamed from sim/testsuite/sim/frv/fbule.cgs)0
-rw-r--r--sim/testsuite/frv/fbulelr.cgs (renamed from sim/testsuite/sim/frv/fbulelr.cgs)0
-rw-r--r--sim/testsuite/frv/fbullr.cgs (renamed from sim/testsuite/sim/frv/fbullr.cgs)0
-rw-r--r--sim/testsuite/frv/fbulr.cgs (renamed from sim/testsuite/sim/frv/fbulr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbeqlr.cgs (renamed from sim/testsuite/sim/frv/fcbeqlr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbgelr.cgs (renamed from sim/testsuite/sim/frv/fcbgelr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbgtlr.cgs (renamed from sim/testsuite/sim/frv/fcbgtlr.cgs)0
-rw-r--r--sim/testsuite/frv/fcblelr.cgs (renamed from sim/testsuite/sim/frv/fcblelr.cgs)0
-rw-r--r--sim/testsuite/frv/fcblglr.cgs (renamed from sim/testsuite/sim/frv/fcblglr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbltlr.cgs (renamed from sim/testsuite/sim/frv/fcbltlr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbnelr.cgs (renamed from sim/testsuite/sim/frv/fcbnelr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbnolr.cgs (renamed from sim/testsuite/sim/frv/fcbnolr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbolr.cgs (renamed from sim/testsuite/sim/frv/fcbolr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbralr.cgs (renamed from sim/testsuite/sim/frv/fcbralr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbuelr.cgs (renamed from sim/testsuite/sim/frv/fcbuelr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbugelr.cgs (renamed from sim/testsuite/sim/frv/fcbugelr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbuglr.cgs (renamed from sim/testsuite/sim/frv/fcbuglr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbulelr.cgs (renamed from sim/testsuite/sim/frv/fcbulelr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbullr.cgs (renamed from sim/testsuite/sim/frv/fcbullr.cgs)0
-rw-r--r--sim/testsuite/frv/fcbulr.cgs (renamed from sim/testsuite/sim/frv/fcbulr.cgs)0
-rw-r--r--sim/testsuite/frv/fckeq.cgs (renamed from sim/testsuite/sim/frv/fckeq.cgs)0
-rw-r--r--sim/testsuite/frv/fckge.cgs (renamed from sim/testsuite/sim/frv/fckge.cgs)0
-rw-r--r--sim/testsuite/frv/fckgt.cgs (renamed from sim/testsuite/sim/frv/fckgt.cgs)0
-rw-r--r--sim/testsuite/frv/fckle.cgs (renamed from sim/testsuite/sim/frv/fckle.cgs)0
-rw-r--r--sim/testsuite/frv/fcklg.cgs (renamed from sim/testsuite/sim/frv/fcklg.cgs)0
-rw-r--r--sim/testsuite/frv/fcklt.cgs (renamed from sim/testsuite/sim/frv/fcklt.cgs)0
-rw-r--r--sim/testsuite/frv/fckne.cgs (renamed from sim/testsuite/sim/frv/fckne.cgs)0
-rw-r--r--sim/testsuite/frv/fckno.cgs (renamed from sim/testsuite/sim/frv/fckno.cgs)0
-rw-r--r--sim/testsuite/frv/fcko.cgs (renamed from sim/testsuite/sim/frv/fcko.cgs)0
-rw-r--r--sim/testsuite/frv/fckra.cgs (renamed from sim/testsuite/sim/frv/fckra.cgs)0
-rw-r--r--sim/testsuite/frv/fcku.cgs (renamed from sim/testsuite/sim/frv/fcku.cgs)0
-rw-r--r--sim/testsuite/frv/fckue.cgs (renamed from sim/testsuite/sim/frv/fckue.cgs)0
-rw-r--r--sim/testsuite/frv/fckug.cgs (renamed from sim/testsuite/sim/frv/fckug.cgs)0
-rw-r--r--sim/testsuite/frv/fckuge.cgs (renamed from sim/testsuite/sim/frv/fckuge.cgs)0
-rw-r--r--sim/testsuite/frv/fckul.cgs (renamed from sim/testsuite/sim/frv/fckul.cgs)0
-rw-r--r--sim/testsuite/frv/fckule.cgs (renamed from sim/testsuite/sim/frv/fckule.cgs)0
-rw-r--r--sim/testsuite/frv/fcmpd.cgs (renamed from sim/testsuite/sim/frv/fcmpd.cgs)0
-rw-r--r--sim/testsuite/frv/fcmps.cgs (renamed from sim/testsuite/sim/frv/fcmps.cgs)0
-rw-r--r--sim/testsuite/frv/fdabss.cgs (renamed from sim/testsuite/sim/frv/fdabss.cgs)0
-rw-r--r--sim/testsuite/frv/fdadds.cgs (renamed from sim/testsuite/sim/frv/fdadds.cgs)0
-rw-r--r--sim/testsuite/frv/fdcmps.cgs (renamed from sim/testsuite/sim/frv/fdcmps.cgs)0
-rw-r--r--sim/testsuite/frv/fddivs.cgs (renamed from sim/testsuite/sim/frv/fddivs.cgs)0
-rw-r--r--sim/testsuite/frv/fditos.cgs (renamed from sim/testsuite/sim/frv/fditos.cgs)0
-rw-r--r--sim/testsuite/frv/fdivd.cgs (renamed from sim/testsuite/sim/frv/fdivd.cgs)0
-rw-r--r--sim/testsuite/frv/fdivs.cgs (renamed from sim/testsuite/sim/frv/fdivs.cgs)0
-rw-r--r--sim/testsuite/frv/fdmadds.cgs (renamed from sim/testsuite/sim/frv/fdmadds.cgs)0
-rw-r--r--sim/testsuite/frv/fdmas.cgs (renamed from sim/testsuite/sim/frv/fdmas.cgs)0
-rw-r--r--sim/testsuite/frv/fdmovs.cgs (renamed from sim/testsuite/sim/frv/fdmovs.cgs)0
-rw-r--r--sim/testsuite/frv/fdmss.cgs (renamed from sim/testsuite/sim/frv/fdmss.cgs)0
-rw-r--r--sim/testsuite/frv/fdmulcs.cgs (renamed from sim/testsuite/sim/frv/fdmulcs.cgs)0
-rw-r--r--sim/testsuite/frv/fdmuls.cgs (renamed from sim/testsuite/sim/frv/fdmuls.cgs)0
-rw-r--r--sim/testsuite/frv/fdnegs.cgs (renamed from sim/testsuite/sim/frv/fdnegs.cgs)0
-rw-r--r--sim/testsuite/frv/fdsads.cgs (renamed from sim/testsuite/sim/frv/fdsads.cgs)0
-rw-r--r--sim/testsuite/frv/fdsqrts.cgs (renamed from sim/testsuite/sim/frv/fdsqrts.cgs)0
-rw-r--r--sim/testsuite/frv/fdstoi.cgs (renamed from sim/testsuite/sim/frv/fdstoi.cgs)0
-rw-r--r--sim/testsuite/frv/fdsubs.cgs (renamed from sim/testsuite/sim/frv/fdsubs.cgs)0
-rw-r--r--sim/testsuite/frv/fdtoi.cgs (renamed from sim/testsuite/sim/frv/fdtoi.cgs)0
-rw-r--r--sim/testsuite/frv/fitod.cgs (renamed from sim/testsuite/sim/frv/fitod.cgs)0
-rw-r--r--sim/testsuite/frv/fitos.cgs (renamed from sim/testsuite/sim/frv/fitos.cgs)0
-rw-r--r--sim/testsuite/frv/fmad.cgs (renamed from sim/testsuite/sim/frv/fmad.cgs)0
-rw-r--r--sim/testsuite/frv/fmaddd.cgs (renamed from sim/testsuite/sim/frv/fmaddd.cgs)0
-rw-r--r--sim/testsuite/frv/fmadds.cgs (renamed from sim/testsuite/sim/frv/fmadds.cgs)0
-rw-r--r--sim/testsuite/frv/fmas.cgs (renamed from sim/testsuite/sim/frv/fmas.cgs)0
-rw-r--r--sim/testsuite/frv/fmovd.cgs (renamed from sim/testsuite/sim/frv/fmovd.cgs)0
-rw-r--r--sim/testsuite/frv/fmovs.cgs (renamed from sim/testsuite/sim/frv/fmovs.cgs)0
-rw-r--r--sim/testsuite/frv/fmsd.cgs (renamed from sim/testsuite/sim/frv/fmsd.cgs)0
-rw-r--r--sim/testsuite/frv/fmss.cgs (renamed from sim/testsuite/sim/frv/fmss.cgs)0
-rw-r--r--sim/testsuite/frv/fmsubd.cgs (renamed from sim/testsuite/sim/frv/fmsubd.cgs)0
-rw-r--r--sim/testsuite/frv/fmsubs.cgs (renamed from sim/testsuite/sim/frv/fmsubs.cgs)0
-rw-r--r--sim/testsuite/frv/fmuld.cgs (renamed from sim/testsuite/sim/frv/fmuld.cgs)0
-rw-r--r--sim/testsuite/frv/fmuls.cgs (renamed from sim/testsuite/sim/frv/fmuls.cgs)0
-rw-r--r--sim/testsuite/frv/fnegd.cgs (renamed from sim/testsuite/sim/frv/fnegd.cgs)0
-rw-r--r--sim/testsuite/frv/fnegs.cgs (renamed from sim/testsuite/sim/frv/fnegs.cgs)0
-rw-r--r--sim/testsuite/frv/fnop.cgs (renamed from sim/testsuite/sim/frv/fnop.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/addss.cgs (renamed from sim/testsuite/sim/frv/fr400/addss.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/allinsn.exp (renamed from sim/testsuite/sim/frv/fr400/allinsn.exp)0
-rw-r--r--sim/testsuite/frv/fr400/csdiv.cgs (renamed from sim/testsuite/sim/frv/fr400/csdiv.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/maddaccs.cgs (renamed from sim/testsuite/sim/frv/fr400/maddaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/masaccs.cgs (renamed from sim/testsuite/sim/frv/fr400/masaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/maveh.cgs (renamed from sim/testsuite/sim/frv/fr400/maveh.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/mclracc.cgs (renamed from sim/testsuite/sim/frv/fr400/mclracc.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/mhdseth.cgs (renamed from sim/testsuite/sim/frv/fr400/mhdseth.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/mhdsets.cgs (renamed from sim/testsuite/sim/frv/fr400/mhdsets.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/mhsethih.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsethih.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/mhsethis.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsethis.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/mhsetloh.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsetloh.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/mhsetlos.cgs (renamed from sim/testsuite/sim/frv/fr400/mhsetlos.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/movgs.cgs (renamed from sim/testsuite/sim/frv/fr400/movgs.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/movsg.cgs (renamed from sim/testsuite/sim/frv/fr400/movsg.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/msubaccs.cgs (renamed from sim/testsuite/sim/frv/fr400/msubaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/scutss.cgs (renamed from sim/testsuite/sim/frv/fr400/scutss.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/sdiv.cgs (renamed from sim/testsuite/sim/frv/fr400/sdiv.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/sdivi.cgs (renamed from sim/testsuite/sim/frv/fr400/sdivi.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/slass.cgs (renamed from sim/testsuite/sim/frv/fr400/slass.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/smass.cgs (renamed from sim/testsuite/sim/frv/fr400/smass.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/smsss.cgs (renamed from sim/testsuite/sim/frv/fr400/smsss.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/smu.cgs (renamed from sim/testsuite/sim/frv/fr400/smu.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/subss.cgs (renamed from sim/testsuite/sim/frv/fr400/subss.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/udiv.cgs (renamed from sim/testsuite/sim/frv/fr400/udiv.cgs)0
-rw-r--r--sim/testsuite/frv/fr400/udivi.cgs (renamed from sim/testsuite/sim/frv/fr400/udivi.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/allinsn.exp (renamed from sim/testsuite/sim/frv/fr500/allinsn.exp)0
-rw-r--r--sim/testsuite/frv/fr500/cmqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqaddhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/cmqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqaddhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/cmqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqsubhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/cmqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr500/cmqsubhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/dcpl.cgs (renamed from sim/testsuite/sim/frv/fr500/dcpl.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/dcul.cgs (renamed from sim/testsuite/sim/frv/fr500/dcul.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/mclracc.cgs (renamed from sim/testsuite/sim/frv/fr500/mclracc.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/mqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr500/mqaddhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/mqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr500/mqaddhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/mqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr500/mqsubhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr500/mqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr500/mqsubhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/allinsn.exp (renamed from sim/testsuite/sim/frv/fr550/allinsn.exp)0
-rw-r--r--sim/testsuite/frv/fr550/cmaddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmaddhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmaddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmaddhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmcpxiu.cgs (renamed from sim/testsuite/sim/frv/fr550/cmcpxiu.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmcpxru.cgs (renamed from sim/testsuite/sim/frv/fr550/cmcpxru.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/cmmachs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/cmmachu.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqaddhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqaddhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmqmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqmachs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmqmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqmachu.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqsubhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmqsubhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmsubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/cmsubhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/cmsubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/cmsubhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/dcpl.cgs (renamed from sim/testsuite/sim/frv/fr550/dcpl.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/dcul.cgs (renamed from sim/testsuite/sim/frv/fr550/dcul.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mabshs.cgs (renamed from sim/testsuite/sim/frv/fr550/mabshs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/maddaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/maddaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/maddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/maddhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/maddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/maddhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/masaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/masaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mdaddaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/mdaddaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mdasaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/mdasaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mdsubaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/mdsubaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/mmachs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/mmachu.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mmrdhs.cgs (renamed from sim/testsuite/sim/frv/fr550/mmrdhs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mmrdhu.cgs (renamed from sim/testsuite/sim/frv/fr550/mmrdhu.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqaddhss.cgs (renamed from sim/testsuite/sim/frv/fr550/mqaddhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqaddhus.cgs (renamed from sim/testsuite/sim/frv/fr550/mqaddhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqmachs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqmachu.cgs (renamed from sim/testsuite/sim/frv/fr550/mqmachu.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqmacxhs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqmacxhs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqsubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/mqsubhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqsubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/mqsubhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqxmachs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqxmachs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mqxmacxhs.cgs (renamed from sim/testsuite/sim/frv/fr550/mqxmacxhs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/msubaccs.cgs (renamed from sim/testsuite/sim/frv/fr550/msubaccs.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/msubhss.cgs (renamed from sim/testsuite/sim/frv/fr550/msubhss.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/msubhus.cgs (renamed from sim/testsuite/sim/frv/fr550/msubhus.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/mtrap.cgs (renamed from sim/testsuite/sim/frv/fr550/mtrap.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/udiv.cgs (renamed from sim/testsuite/sim/frv/fr550/udiv.cgs)0
-rw-r--r--sim/testsuite/frv/fr550/udivi.cgs (renamed from sim/testsuite/sim/frv/fr550/udivi.cgs)0
-rw-r--r--sim/testsuite/frv/fsqrtd.cgs (renamed from sim/testsuite/sim/frv/fsqrtd.cgs)0
-rw-r--r--sim/testsuite/frv/fsqrts.cgs (renamed from sim/testsuite/sim/frv/fsqrts.cgs)0
-rw-r--r--sim/testsuite/frv/fstoi.cgs (renamed from sim/testsuite/sim/frv/fstoi.cgs)0
-rw-r--r--sim/testsuite/frv/fsubd.cgs (renamed from sim/testsuite/sim/frv/fsubd.cgs)0
-rw-r--r--sim/testsuite/frv/fsubs.cgs (renamed from sim/testsuite/sim/frv/fsubs.cgs)0
-rw-r--r--sim/testsuite/frv/fteq.cgs (renamed from sim/testsuite/sim/frv/fteq.cgs)0
-rw-r--r--sim/testsuite/frv/ftge.cgs (renamed from sim/testsuite/sim/frv/ftge.cgs)0
-rw-r--r--sim/testsuite/frv/ftgt.cgs (renamed from sim/testsuite/sim/frv/ftgt.cgs)0
-rw-r--r--sim/testsuite/frv/ftieq.cgs (renamed from sim/testsuite/sim/frv/ftieq.cgs)0
-rw-r--r--sim/testsuite/frv/ftige.cgs (renamed from sim/testsuite/sim/frv/ftige.cgs)0
-rw-r--r--sim/testsuite/frv/ftigt.cgs (renamed from sim/testsuite/sim/frv/ftigt.cgs)0
-rw-r--r--sim/testsuite/frv/ftile.cgs (renamed from sim/testsuite/sim/frv/ftile.cgs)0
-rw-r--r--sim/testsuite/frv/ftilg.cgs (renamed from sim/testsuite/sim/frv/ftilg.cgs)0
-rw-r--r--sim/testsuite/frv/ftilt.cgs (renamed from sim/testsuite/sim/frv/ftilt.cgs)0
-rw-r--r--sim/testsuite/frv/ftine.cgs (renamed from sim/testsuite/sim/frv/ftine.cgs)0
-rw-r--r--sim/testsuite/frv/ftino.cgs (renamed from sim/testsuite/sim/frv/ftino.cgs)0
-rw-r--r--sim/testsuite/frv/ftio.cgs (renamed from sim/testsuite/sim/frv/ftio.cgs)0
-rw-r--r--sim/testsuite/frv/ftira.cgs (renamed from sim/testsuite/sim/frv/ftira.cgs)0
-rw-r--r--sim/testsuite/frv/ftiu.cgs (renamed from sim/testsuite/sim/frv/ftiu.cgs)0
-rw-r--r--sim/testsuite/frv/ftiue.cgs (renamed from sim/testsuite/sim/frv/ftiue.cgs)0
-rw-r--r--sim/testsuite/frv/ftiug.cgs (renamed from sim/testsuite/sim/frv/ftiug.cgs)0
-rw-r--r--sim/testsuite/frv/ftiuge.cgs (renamed from sim/testsuite/sim/frv/ftiuge.cgs)0
-rw-r--r--sim/testsuite/frv/ftiul.cgs (renamed from sim/testsuite/sim/frv/ftiul.cgs)0
-rw-r--r--sim/testsuite/frv/ftle.cgs (renamed from sim/testsuite/sim/frv/ftle.cgs)0
-rw-r--r--sim/testsuite/frv/ftlg.cgs (renamed from sim/testsuite/sim/frv/ftlg.cgs)0
-rw-r--r--sim/testsuite/frv/ftlt.cgs (renamed from sim/testsuite/sim/frv/ftlt.cgs)0
-rw-r--r--sim/testsuite/frv/ftne.cgs (renamed from sim/testsuite/sim/frv/ftne.cgs)0
-rw-r--r--sim/testsuite/frv/ftno.cgs (renamed from sim/testsuite/sim/frv/ftno.cgs)0
-rw-r--r--sim/testsuite/frv/fto.cgs (renamed from sim/testsuite/sim/frv/fto.cgs)0
-rw-r--r--sim/testsuite/frv/ftra.cgs (renamed from sim/testsuite/sim/frv/ftra.cgs)0
-rw-r--r--sim/testsuite/frv/ftu.cgs (renamed from sim/testsuite/sim/frv/ftu.cgs)0
-rw-r--r--sim/testsuite/frv/ftue.cgs (renamed from sim/testsuite/sim/frv/ftue.cgs)0
-rw-r--r--sim/testsuite/frv/ftug.cgs (renamed from sim/testsuite/sim/frv/ftug.cgs)0
-rw-r--r--sim/testsuite/frv/ftuge.cgs (renamed from sim/testsuite/sim/frv/ftuge.cgs)0
-rw-r--r--sim/testsuite/frv/ftul.cgs (renamed from sim/testsuite/sim/frv/ftul.cgs)0
-rw-r--r--sim/testsuite/frv/ftule.cgs (renamed from sim/testsuite/sim/frv/ftule.cgs)0
-rw-r--r--sim/testsuite/frv/grloop.ms (renamed from sim/testsuite/sim/frv/grloop.ms)0
-rw-r--r--sim/testsuite/frv/hello.ms (renamed from sim/testsuite/sim/frv/hello.ms)0
-rw-r--r--sim/testsuite/frv/icei.cgs (renamed from sim/testsuite/sim/frv/icei.cgs)0
-rw-r--r--sim/testsuite/frv/ici.cgs (renamed from sim/testsuite/sim/frv/ici.cgs)0
-rw-r--r--sim/testsuite/frv/icpl.cgs (renamed from sim/testsuite/sim/frv/icpl.cgs)0
-rw-r--r--sim/testsuite/frv/icul.cgs (renamed from sim/testsuite/sim/frv/icul.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts.exp (renamed from sim/testsuite/sim/frv/interrupts.exp)0
-rw-r--r--sim/testsuite/frv/interrupts/Ipipe-fr400.cgs (renamed from sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/Ipipe-fr500.cgs (renamed from sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/badalign-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/badalign-fr550.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/badalign.cgs (renamed from sim/testsuite/sim/frv/interrupts/badalign.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/compound-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/compound-fr550.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/compound.cgs (renamed from sim/testsuite/sim/frv/interrupts/compound.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/data_store_error-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/data_store_error-fr550.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/data_store_error.cgs (renamed from sim/testsuite/sim/frv/interrupts/data_store_error.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/fp_exception-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/fp_exception-fr550.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/fp_exception.cgs (renamed from sim/testsuite/sim/frv/interrupts/fp_exception.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/illinsn.cgs (renamed from sim/testsuite/sim/frv/interrupts/illinsn.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/insn_access_error-fr550.cgs (renamed from sim/testsuite/sim/frv/interrupts/insn_access_error-fr550.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/insn_access_error.cgs (renamed from sim/testsuite/sim/frv/interrupts/insn_access_error.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/mp_exception.cgs (renamed from sim/testsuite/sim/frv/interrupts/mp_exception.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/privileged_instruction.cgs (renamed from sim/testsuite/sim/frv/interrupts/privileged_instruction.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/regalign.cgs (renamed from sim/testsuite/sim/frv/interrupts/regalign.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/reset.cgs (renamed from sim/testsuite/sim/frv/interrupts/reset.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/shadow_regs.cgs (renamed from sim/testsuite/sim/frv/interrupts/shadow_regs.cgs)0
-rw-r--r--sim/testsuite/frv/interrupts/timer.cgs (renamed from sim/testsuite/sim/frv/interrupts/timer.cgs)0
-rw-r--r--sim/testsuite/frv/jmpil.cgs (renamed from sim/testsuite/sim/frv/jmpil.cgs)0
-rw-r--r--sim/testsuite/frv/jmpl.cgs (renamed from sim/testsuite/sim/frv/jmpl.cgs)0
-rw-r--r--sim/testsuite/frv/jmpl.pcgs (renamed from sim/testsuite/sim/frv/jmpl.pcgs)0
-rw-r--r--sim/testsuite/frv/ld.cgs (renamed from sim/testsuite/sim/frv/ld.cgs)0
-rw-r--r--sim/testsuite/frv/ldbf.cgs (renamed from sim/testsuite/sim/frv/ldbf.cgs)0
-rw-r--r--sim/testsuite/frv/ldbfi.cgs (renamed from sim/testsuite/sim/frv/ldbfi.cgs)0
-rw-r--r--sim/testsuite/frv/ldbfu.cgs (renamed from sim/testsuite/sim/frv/ldbfu.cgs)0
-rw-r--r--sim/testsuite/frv/ldc.cgs (renamed from sim/testsuite/sim/frv/ldc.cgs)0
-rw-r--r--sim/testsuite/frv/ldcu.cgs (renamed from sim/testsuite/sim/frv/ldcu.cgs)0
-rw-r--r--sim/testsuite/frv/ldd.cgs (renamed from sim/testsuite/sim/frv/ldd.cgs)0
-rw-r--r--sim/testsuite/frv/lddc.cgs (renamed from sim/testsuite/sim/frv/lddc.cgs)0
-rw-r--r--sim/testsuite/frv/lddcu.cgs (renamed from sim/testsuite/sim/frv/lddcu.cgs)0
-rw-r--r--sim/testsuite/frv/lddf.cgs (renamed from sim/testsuite/sim/frv/lddf.cgs)0
-rw-r--r--sim/testsuite/frv/lddfi.cgs (renamed from sim/testsuite/sim/frv/lddfi.cgs)0
-rw-r--r--sim/testsuite/frv/lddfu.cgs (renamed from sim/testsuite/sim/frv/lddfu.cgs)0
-rw-r--r--sim/testsuite/frv/lddi.cgs (renamed from sim/testsuite/sim/frv/lddi.cgs)0
-rw-r--r--sim/testsuite/frv/lddu.cgs (renamed from sim/testsuite/sim/frv/lddu.cgs)0
-rw-r--r--sim/testsuite/frv/ldf.cgs (renamed from sim/testsuite/sim/frv/ldf.cgs)0
-rw-r--r--sim/testsuite/frv/ldfi.cgs (renamed from sim/testsuite/sim/frv/ldfi.cgs)0
-rw-r--r--sim/testsuite/frv/ldfu.cgs (renamed from sim/testsuite/sim/frv/ldfu.cgs)0
-rw-r--r--sim/testsuite/frv/ldhf.cgs (renamed from sim/testsuite/sim/frv/ldhf.cgs)0
-rw-r--r--sim/testsuite/frv/ldhfi.cgs (renamed from sim/testsuite/sim/frv/ldhfi.cgs)0
-rw-r--r--sim/testsuite/frv/ldhfu.cgs (renamed from sim/testsuite/sim/frv/ldhfu.cgs)0
-rw-r--r--sim/testsuite/frv/ldi.cgs (renamed from sim/testsuite/sim/frv/ldi.cgs)0
-rw-r--r--sim/testsuite/frv/ldq.cgs (renamed from sim/testsuite/sim/frv/ldq.cgs)0
-rw-r--r--sim/testsuite/frv/ldqc.cgs (renamed from sim/testsuite/sim/frv/ldqc.cgs)0
-rw-r--r--sim/testsuite/frv/ldqcu.cgs (renamed from sim/testsuite/sim/frv/ldqcu.cgs)0
-rw-r--r--sim/testsuite/frv/ldqf.cgs (renamed from sim/testsuite/sim/frv/ldqf.cgs)0
-rw-r--r--sim/testsuite/frv/ldqfi.cgs (renamed from sim/testsuite/sim/frv/ldqfi.cgs)0
-rw-r--r--sim/testsuite/frv/ldqfu.cgs (renamed from sim/testsuite/sim/frv/ldqfu.cgs)0
-rw-r--r--sim/testsuite/frv/ldqi.cgs (renamed from sim/testsuite/sim/frv/ldqi.cgs)0
-rw-r--r--sim/testsuite/frv/ldqu.cgs (renamed from sim/testsuite/sim/frv/ldqu.cgs)0
-rw-r--r--sim/testsuite/frv/ldsb.cgs (renamed from sim/testsuite/sim/frv/ldsb.cgs)0
-rw-r--r--sim/testsuite/frv/ldsbi.cgs (renamed from sim/testsuite/sim/frv/ldsbi.cgs)0
-rw-r--r--sim/testsuite/frv/ldsbu.cgs (renamed from sim/testsuite/sim/frv/ldsbu.cgs)0
-rw-r--r--sim/testsuite/frv/ldsh.cgs (renamed from sim/testsuite/sim/frv/ldsh.cgs)0
-rw-r--r--sim/testsuite/frv/ldshi.cgs (renamed from sim/testsuite/sim/frv/ldshi.cgs)0
-rw-r--r--sim/testsuite/frv/ldshu.cgs (renamed from sim/testsuite/sim/frv/ldshu.cgs)0
-rw-r--r--sim/testsuite/frv/ldu.cgs (renamed from sim/testsuite/sim/frv/ldu.cgs)0
-rw-r--r--sim/testsuite/frv/ldub.cgs (renamed from sim/testsuite/sim/frv/ldub.cgs)0
-rw-r--r--sim/testsuite/frv/ldubi.cgs (renamed from sim/testsuite/sim/frv/ldubi.cgs)0
-rw-r--r--sim/testsuite/frv/ldubu.cgs (renamed from sim/testsuite/sim/frv/ldubu.cgs)0
-rw-r--r--sim/testsuite/frv/lduh.cgs (renamed from sim/testsuite/sim/frv/lduh.cgs)0
-rw-r--r--sim/testsuite/frv/lduhi.cgs (renamed from sim/testsuite/sim/frv/lduhi.cgs)0
-rw-r--r--sim/testsuite/frv/lduhu.cgs (renamed from sim/testsuite/sim/frv/lduhu.cgs)0
-rw-r--r--sim/testsuite/frv/lrbranch.pcgs (renamed from sim/testsuite/sim/frv/lrbranch.pcgs)0
-rw-r--r--sim/testsuite/frv/mabshs.cgs (renamed from sim/testsuite/sim/frv/mabshs.cgs)0
-rw-r--r--sim/testsuite/frv/maddhss.cgs (renamed from sim/testsuite/sim/frv/maddhss.cgs)0
-rw-r--r--sim/testsuite/frv/maddhus.cgs (renamed from sim/testsuite/sim/frv/maddhus.cgs)0
-rw-r--r--sim/testsuite/frv/mand.cgs (renamed from sim/testsuite/sim/frv/mand.cgs)0
-rw-r--r--sim/testsuite/frv/maveh.cgs (renamed from sim/testsuite/sim/frv/maveh.cgs)0
-rw-r--r--sim/testsuite/frv/mbtoh.cgs (renamed from sim/testsuite/sim/frv/mbtoh.cgs)0
-rw-r--r--sim/testsuite/frv/mbtohe.cgs (renamed from sim/testsuite/sim/frv/mbtohe.cgs)0
-rw-r--r--sim/testsuite/frv/mclracc.cgs (renamed from sim/testsuite/sim/frv/mclracc.cgs)0
-rw-r--r--sim/testsuite/frv/mcmpsh.cgs (renamed from sim/testsuite/sim/frv/mcmpsh.cgs)0
-rw-r--r--sim/testsuite/frv/mcmpuh.cgs (renamed from sim/testsuite/sim/frv/mcmpuh.cgs)0
-rw-r--r--sim/testsuite/frv/mcop1.cgs (renamed from sim/testsuite/sim/frv/mcop1.cgs)0
-rw-r--r--sim/testsuite/frv/mcop2.cgs (renamed from sim/testsuite/sim/frv/mcop2.cgs)0
-rw-r--r--sim/testsuite/frv/mcplhi.cgs (renamed from sim/testsuite/sim/frv/mcplhi.cgs)0
-rw-r--r--sim/testsuite/frv/mcpli.cgs (renamed from sim/testsuite/sim/frv/mcpli.cgs)0
-rw-r--r--sim/testsuite/frv/mcpxis.cgs (renamed from sim/testsuite/sim/frv/mcpxis.cgs)0
-rw-r--r--sim/testsuite/frv/mcpxiu.cgs (renamed from sim/testsuite/sim/frv/mcpxiu.cgs)0
-rw-r--r--sim/testsuite/frv/mcpxrs.cgs (renamed from sim/testsuite/sim/frv/mcpxrs.cgs)0
-rw-r--r--sim/testsuite/frv/mcpxru.cgs (renamed from sim/testsuite/sim/frv/mcpxru.cgs)0
-rw-r--r--sim/testsuite/frv/mcut.cgs (renamed from sim/testsuite/sim/frv/mcut.cgs)0
-rw-r--r--sim/testsuite/frv/mcuti.cgs (renamed from sim/testsuite/sim/frv/mcuti.cgs)0
-rw-r--r--sim/testsuite/frv/mcutss.cgs (renamed from sim/testsuite/sim/frv/mcutss.cgs)0
-rw-r--r--sim/testsuite/frv/mcutssi.cgs (renamed from sim/testsuite/sim/frv/mcutssi.cgs)0
-rw-r--r--sim/testsuite/frv/mdaddaccs.cgs (renamed from sim/testsuite/sim/frv/mdaddaccs.cgs)0
-rw-r--r--sim/testsuite/frv/mdasaccs.cgs (renamed from sim/testsuite/sim/frv/mdasaccs.cgs)0
-rw-r--r--sim/testsuite/frv/mdcutssi.cgs (renamed from sim/testsuite/sim/frv/mdcutssi.cgs)0
-rw-r--r--sim/testsuite/frv/mdpackh.cgs (renamed from sim/testsuite/sim/frv/mdpackh.cgs)0
-rw-r--r--sim/testsuite/frv/mdrotli.cgs (renamed from sim/testsuite/sim/frv/mdrotli.cgs)0
-rw-r--r--sim/testsuite/frv/mdsubaccs.cgs (renamed from sim/testsuite/sim/frv/mdsubaccs.cgs)0
-rw-r--r--sim/testsuite/frv/mdunpackh.cgs (renamed from sim/testsuite/sim/frv/mdunpackh.cgs)0
-rw-r--r--sim/testsuite/frv/membar.cgs (renamed from sim/testsuite/sim/frv/membar.cgs)0
-rw-r--r--sim/testsuite/frv/mexpdhd.cgs (renamed from sim/testsuite/sim/frv/mexpdhd.cgs)0
-rw-r--r--sim/testsuite/frv/mexpdhw.cgs (renamed from sim/testsuite/sim/frv/mexpdhw.cgs)0
-rw-r--r--sim/testsuite/frv/mhdseth.cgs (renamed from sim/testsuite/sim/frv/mhdseth.cgs)0
-rw-r--r--sim/testsuite/frv/mhdsets.cgs (renamed from sim/testsuite/sim/frv/mhdsets.cgs)0
-rw-r--r--sim/testsuite/frv/mhsethih.cgs (renamed from sim/testsuite/sim/frv/mhsethih.cgs)0
-rw-r--r--sim/testsuite/frv/mhsethis.cgs (renamed from sim/testsuite/sim/frv/mhsethis.cgs)0
-rw-r--r--sim/testsuite/frv/mhsetloh.cgs (renamed from sim/testsuite/sim/frv/mhsetloh.cgs)0
-rw-r--r--sim/testsuite/frv/mhsetlos.cgs (renamed from sim/testsuite/sim/frv/mhsetlos.cgs)0
-rw-r--r--sim/testsuite/frv/mhtob.cgs (renamed from sim/testsuite/sim/frv/mhtob.cgs)0
-rw-r--r--sim/testsuite/frv/misc.exp (renamed from sim/testsuite/sim/frv/misc.exp)0
-rw-r--r--sim/testsuite/frv/mmachs.cgs (renamed from sim/testsuite/sim/frv/mmachs.cgs)0
-rw-r--r--sim/testsuite/frv/mmachu.cgs (renamed from sim/testsuite/sim/frv/mmachu.cgs)0
-rw-r--r--sim/testsuite/frv/mmrdhs.cgs (renamed from sim/testsuite/sim/frv/mmrdhs.cgs)0
-rw-r--r--sim/testsuite/frv/mmrdhu.cgs (renamed from sim/testsuite/sim/frv/mmrdhu.cgs)0
-rw-r--r--sim/testsuite/frv/mmulhs.cgs (renamed from sim/testsuite/sim/frv/mmulhs.cgs)0
-rw-r--r--sim/testsuite/frv/mmulhu.cgs (renamed from sim/testsuite/sim/frv/mmulhu.cgs)0
-rw-r--r--sim/testsuite/frv/mmulxhs.cgs (renamed from sim/testsuite/sim/frv/mmulxhs.cgs)0
-rw-r--r--sim/testsuite/frv/mmulxhu.cgs (renamed from sim/testsuite/sim/frv/mmulxhu.cgs)0
-rw-r--r--sim/testsuite/frv/mnop.cgs (renamed from sim/testsuite/sim/frv/mnop.cgs)0
-rw-r--r--sim/testsuite/frv/mnot.cgs (renamed from sim/testsuite/sim/frv/mnot.cgs)0
-rw-r--r--sim/testsuite/frv/mor.cgs (renamed from sim/testsuite/sim/frv/mor.cgs)0
-rw-r--r--sim/testsuite/frv/mov.cgs (renamed from sim/testsuite/sim/frv/mov.cgs)0
-rw-r--r--sim/testsuite/frv/movfg.cgs (renamed from sim/testsuite/sim/frv/movfg.cgs)0
-rw-r--r--sim/testsuite/frv/movfgd.cgs (renamed from sim/testsuite/sim/frv/movfgd.cgs)0
-rw-r--r--sim/testsuite/frv/movfgq.cgs (renamed from sim/testsuite/sim/frv/movfgq.cgs)0
-rw-r--r--sim/testsuite/frv/movgf.cgs (renamed from sim/testsuite/sim/frv/movgf.cgs)0
-rw-r--r--sim/testsuite/frv/movgfd.cgs (renamed from sim/testsuite/sim/frv/movgfd.cgs)0
-rw-r--r--sim/testsuite/frv/movgfq.cgs (renamed from sim/testsuite/sim/frv/movgfq.cgs)0
-rw-r--r--sim/testsuite/frv/movgs.cgs (renamed from sim/testsuite/sim/frv/movgs.cgs)0
-rw-r--r--sim/testsuite/frv/movsg.cgs (renamed from sim/testsuite/sim/frv/movsg.cgs)0
-rw-r--r--sim/testsuite/frv/mpackh.cgs (renamed from sim/testsuite/sim/frv/mpackh.cgs)0
-rw-r--r--sim/testsuite/frv/mqcpxis.cgs (renamed from sim/testsuite/sim/frv/mqcpxis.cgs)0
-rw-r--r--sim/testsuite/frv/mqcpxiu.cgs (renamed from sim/testsuite/sim/frv/mqcpxiu.cgs)0
-rw-r--r--sim/testsuite/frv/mqcpxrs.cgs (renamed from sim/testsuite/sim/frv/mqcpxrs.cgs)0
-rw-r--r--sim/testsuite/frv/mqcpxru.cgs (renamed from sim/testsuite/sim/frv/mqcpxru.cgs)0
-rw-r--r--sim/testsuite/frv/mqlclrhs.cgs (renamed from sim/testsuite/sim/frv/mqlclrhs.cgs)0
-rw-r--r--sim/testsuite/frv/mqlmths.cgs (renamed from sim/testsuite/sim/frv/mqlmths.cgs)0
-rw-r--r--sim/testsuite/frv/mqmachs.cgs (renamed from sim/testsuite/sim/frv/mqmachs.cgs)0
-rw-r--r--sim/testsuite/frv/mqmachu.cgs (renamed from sim/testsuite/sim/frv/mqmachu.cgs)0
-rw-r--r--sim/testsuite/frv/mqmacxhs.cgs (renamed from sim/testsuite/sim/frv/mqmacxhs.cgs)0
-rw-r--r--sim/testsuite/frv/mqmulhs.cgs (renamed from sim/testsuite/sim/frv/mqmulhs.cgs)0
-rw-r--r--sim/testsuite/frv/mqmulhu.cgs (renamed from sim/testsuite/sim/frv/mqmulhu.cgs)0
-rw-r--r--sim/testsuite/frv/mqmulxhs.cgs (renamed from sim/testsuite/sim/frv/mqmulxhs.cgs)0
-rw-r--r--sim/testsuite/frv/mqmulxhu.cgs (renamed from sim/testsuite/sim/frv/mqmulxhu.cgs)0
-rw-r--r--sim/testsuite/frv/mqsaths.cgs (renamed from sim/testsuite/sim/frv/mqsaths.cgs)0
-rw-r--r--sim/testsuite/frv/mqsllhi.cgs (renamed from sim/testsuite/sim/frv/mqsllhi.cgs)0
-rw-r--r--sim/testsuite/frv/mqsrahi.cgs (renamed from sim/testsuite/sim/frv/mqsrahi.cgs)0
-rw-r--r--sim/testsuite/frv/mqxmachs.cgs (renamed from sim/testsuite/sim/frv/mqxmachs.cgs)0
-rw-r--r--sim/testsuite/frv/mqxmacxhs.cgs (renamed from sim/testsuite/sim/frv/mqxmacxhs.cgs)0
-rw-r--r--sim/testsuite/frv/mrdacc.cgs (renamed from sim/testsuite/sim/frv/mrdacc.cgs)0
-rw-r--r--sim/testsuite/frv/mrdaccg.cgs (renamed from sim/testsuite/sim/frv/mrdaccg.cgs)0
-rw-r--r--sim/testsuite/frv/mrotli.cgs (renamed from sim/testsuite/sim/frv/mrotli.cgs)0
-rw-r--r--sim/testsuite/frv/mrotri.cgs (renamed from sim/testsuite/sim/frv/mrotri.cgs)0
-rw-r--r--sim/testsuite/frv/msaths.cgs (renamed from sim/testsuite/sim/frv/msaths.cgs)0
-rw-r--r--sim/testsuite/frv/msathu.cgs (renamed from sim/testsuite/sim/frv/msathu.cgs)0
-rw-r--r--sim/testsuite/frv/msllhi.cgs (renamed from sim/testsuite/sim/frv/msllhi.cgs)0
-rw-r--r--sim/testsuite/frv/msrahi.cgs (renamed from sim/testsuite/sim/frv/msrahi.cgs)0
-rw-r--r--sim/testsuite/frv/msrlhi.cgs (renamed from sim/testsuite/sim/frv/msrlhi.cgs)0
-rw-r--r--sim/testsuite/frv/msubhss.cgs (renamed from sim/testsuite/sim/frv/msubhss.cgs)0
-rw-r--r--sim/testsuite/frv/msubhus.cgs (renamed from sim/testsuite/sim/frv/msubhus.cgs)0
-rw-r--r--sim/testsuite/frv/mtrap.cgs (renamed from sim/testsuite/sim/frv/mtrap.cgs)0
-rw-r--r--sim/testsuite/frv/munpackh.cgs (renamed from sim/testsuite/sim/frv/munpackh.cgs)0
-rw-r--r--sim/testsuite/frv/mwcut.cgs (renamed from sim/testsuite/sim/frv/mwcut.cgs)0
-rw-r--r--sim/testsuite/frv/mwcuti.cgs (renamed from sim/testsuite/sim/frv/mwcuti.cgs)0
-rw-r--r--sim/testsuite/frv/mwtacc.cgs (renamed from sim/testsuite/sim/frv/mwtacc.cgs)0
-rw-r--r--sim/testsuite/frv/mwtaccg.cgs (renamed from sim/testsuite/sim/frv/mwtaccg.cgs)0
-rw-r--r--sim/testsuite/frv/mxor.cgs (renamed from sim/testsuite/sim/frv/mxor.cgs)0
-rw-r--r--sim/testsuite/frv/nandcr.cgs (renamed from sim/testsuite/sim/frv/nandcr.cgs)0
-rw-r--r--sim/testsuite/frv/nandncr.cgs (renamed from sim/testsuite/sim/frv/nandncr.cgs)0
-rw-r--r--sim/testsuite/frv/nfadds.cgs (renamed from sim/testsuite/sim/frv/nfadds.cgs)0
-rw-r--r--sim/testsuite/frv/nfdadds.cgs (renamed from sim/testsuite/sim/frv/nfdadds.cgs)0
-rw-r--r--sim/testsuite/frv/nfdcmps.cgs (renamed from sim/testsuite/sim/frv/nfdcmps.cgs)0
-rw-r--r--sim/testsuite/frv/nfddivs.cgs (renamed from sim/testsuite/sim/frv/nfddivs.cgs)0
-rw-r--r--sim/testsuite/frv/nfditos.cgs (renamed from sim/testsuite/sim/frv/nfditos.cgs)0
-rw-r--r--sim/testsuite/frv/nfdivs.cgs (renamed from sim/testsuite/sim/frv/nfdivs.cgs)0
-rw-r--r--sim/testsuite/frv/nfdmadds.cgs (renamed from sim/testsuite/sim/frv/nfdmadds.cgs)0
-rw-r--r--sim/testsuite/frv/nfdmas.cgs (renamed from sim/testsuite/sim/frv/nfdmas.cgs)0
-rw-r--r--sim/testsuite/frv/nfdmss.cgs (renamed from sim/testsuite/sim/frv/nfdmss.cgs)0
-rw-r--r--sim/testsuite/frv/nfdmulcs.cgs (renamed from sim/testsuite/sim/frv/nfdmulcs.cgs)0
-rw-r--r--sim/testsuite/frv/nfdmuls.cgs (renamed from sim/testsuite/sim/frv/nfdmuls.cgs)0
-rw-r--r--sim/testsuite/frv/nfdsads.cgs (renamed from sim/testsuite/sim/frv/nfdsads.cgs)0
-rw-r--r--sim/testsuite/frv/nfdsqrts.cgs (renamed from sim/testsuite/sim/frv/nfdsqrts.cgs)0
-rw-r--r--sim/testsuite/frv/nfdstoi.cgs (renamed from sim/testsuite/sim/frv/nfdstoi.cgs)0
-rw-r--r--sim/testsuite/frv/nfdsubs.cgs (renamed from sim/testsuite/sim/frv/nfdsubs.cgs)0
-rw-r--r--sim/testsuite/frv/nfitos.cgs (renamed from sim/testsuite/sim/frv/nfitos.cgs)0
-rw-r--r--sim/testsuite/frv/nfmadds.cgs (renamed from sim/testsuite/sim/frv/nfmadds.cgs)0
-rw-r--r--sim/testsuite/frv/nfmas.cgs (renamed from sim/testsuite/sim/frv/nfmas.cgs)0
-rw-r--r--sim/testsuite/frv/nfmss.cgs (renamed from sim/testsuite/sim/frv/nfmss.cgs)0
-rw-r--r--sim/testsuite/frv/nfmsubs.cgs (renamed from sim/testsuite/sim/frv/nfmsubs.cgs)0
-rw-r--r--sim/testsuite/frv/nfmuls.cgs (renamed from sim/testsuite/sim/frv/nfmuls.cgs)0
-rw-r--r--sim/testsuite/frv/nfsqrts.cgs (renamed from sim/testsuite/sim/frv/nfsqrts.cgs)0
-rw-r--r--sim/testsuite/frv/nfstoi.cgs (renamed from sim/testsuite/sim/frv/nfstoi.cgs)0
-rw-r--r--sim/testsuite/frv/nfsubs.cgs (renamed from sim/testsuite/sim/frv/nfsubs.cgs)0
-rw-r--r--sim/testsuite/frv/nld.cgs (renamed from sim/testsuite/sim/frv/nld.cgs)0
-rw-r--r--sim/testsuite/frv/nldbf.cgs (renamed from sim/testsuite/sim/frv/nldbf.cgs)0
-rw-r--r--sim/testsuite/frv/nldbfi.cgs (renamed from sim/testsuite/sim/frv/nldbfi.cgs)0
-rw-r--r--sim/testsuite/frv/nldbfu.cgs (renamed from sim/testsuite/sim/frv/nldbfu.cgs)0
-rw-r--r--sim/testsuite/frv/nldd.cgs (renamed from sim/testsuite/sim/frv/nldd.cgs)0
-rw-r--r--sim/testsuite/frv/nlddf.cgs (renamed from sim/testsuite/sim/frv/nlddf.cgs)0
-rw-r--r--sim/testsuite/frv/nlddfi.cgs (renamed from sim/testsuite/sim/frv/nlddfi.cgs)0
-rw-r--r--sim/testsuite/frv/nlddfu.cgs (renamed from sim/testsuite/sim/frv/nlddfu.cgs)0
-rw-r--r--sim/testsuite/frv/nlddi.cgs (renamed from sim/testsuite/sim/frv/nlddi.cgs)0
-rw-r--r--sim/testsuite/frv/nlddu.cgs (renamed from sim/testsuite/sim/frv/nlddu.cgs)0
-rw-r--r--sim/testsuite/frv/nldf.cgs (renamed from sim/testsuite/sim/frv/nldf.cgs)0
-rw-r--r--sim/testsuite/frv/nldfi.cgs (renamed from sim/testsuite/sim/frv/nldfi.cgs)0
-rw-r--r--sim/testsuite/frv/nldfu.cgs (renamed from sim/testsuite/sim/frv/nldfu.cgs)0
-rw-r--r--sim/testsuite/frv/nldhf.cgs (renamed from sim/testsuite/sim/frv/nldhf.cgs)0
-rw-r--r--sim/testsuite/frv/nldhfi.cgs (renamed from sim/testsuite/sim/frv/nldhfi.cgs)0
-rw-r--r--sim/testsuite/frv/nldhfu.cgs (renamed from sim/testsuite/sim/frv/nldhfu.cgs)0
-rw-r--r--sim/testsuite/frv/nldi.cgs (renamed from sim/testsuite/sim/frv/nldi.cgs)0
-rw-r--r--sim/testsuite/frv/nldq.cgs (renamed from sim/testsuite/sim/frv/nldq.cgs)0
-rw-r--r--sim/testsuite/frv/nldqf.cgs (renamed from sim/testsuite/sim/frv/nldqf.cgs)0
-rw-r--r--sim/testsuite/frv/nldqfi.cgs (renamed from sim/testsuite/sim/frv/nldqfi.cgs)0
-rw-r--r--sim/testsuite/frv/nldqfu.cgs (renamed from sim/testsuite/sim/frv/nldqfu.cgs)0
-rw-r--r--sim/testsuite/frv/nldqu.cgs (renamed from sim/testsuite/sim/frv/nldqu.cgs)0
-rw-r--r--sim/testsuite/frv/nldsb.cgs (renamed from sim/testsuite/sim/frv/nldsb.cgs)0
-rw-r--r--sim/testsuite/frv/nldsbi.cgs (renamed from sim/testsuite/sim/frv/nldsbi.cgs)0
-rw-r--r--sim/testsuite/frv/nldsbu.cgs (renamed from sim/testsuite/sim/frv/nldsbu.cgs)0
-rw-r--r--sim/testsuite/frv/nldsh.cgs (renamed from sim/testsuite/sim/frv/nldsh.cgs)0
-rw-r--r--sim/testsuite/frv/nldshi.cgs (renamed from sim/testsuite/sim/frv/nldshi.cgs)0
-rw-r--r--sim/testsuite/frv/nldshu.cgs (renamed from sim/testsuite/sim/frv/nldshu.cgs)0
-rw-r--r--sim/testsuite/frv/nldu.cgs (renamed from sim/testsuite/sim/frv/nldu.cgs)0
-rw-r--r--sim/testsuite/frv/nldub.cgs (renamed from sim/testsuite/sim/frv/nldub.cgs)0
-rw-r--r--sim/testsuite/frv/nldubi.cgs (renamed from sim/testsuite/sim/frv/nldubi.cgs)0
-rw-r--r--sim/testsuite/frv/nldubu.cgs (renamed from sim/testsuite/sim/frv/nldubu.cgs)0
-rw-r--r--sim/testsuite/frv/nlduh.cgs (renamed from sim/testsuite/sim/frv/nlduh.cgs)0
-rw-r--r--sim/testsuite/frv/nlduhi.cgs (renamed from sim/testsuite/sim/frv/nlduhi.cgs)0
-rw-r--r--sim/testsuite/frv/nlduhu.cgs (renamed from sim/testsuite/sim/frv/nlduhu.cgs)0
-rw-r--r--sim/testsuite/frv/nop.cgs (renamed from sim/testsuite/sim/frv/nop.cgs)0
-rw-r--r--sim/testsuite/frv/norcr.cgs (renamed from sim/testsuite/sim/frv/norcr.cgs)0
-rw-r--r--sim/testsuite/frv/norncr.cgs (renamed from sim/testsuite/sim/frv/norncr.cgs)0
-rw-r--r--sim/testsuite/frv/not.cgs (renamed from sim/testsuite/sim/frv/not.cgs)0
-rw-r--r--sim/testsuite/frv/notcr.cgs (renamed from sim/testsuite/sim/frv/notcr.cgs)0
-rw-r--r--sim/testsuite/frv/nsdiv.cgs (renamed from sim/testsuite/sim/frv/nsdiv.cgs)0
-rw-r--r--sim/testsuite/frv/nsdivi.cgs (renamed from sim/testsuite/sim/frv/nsdivi.cgs)0
-rw-r--r--sim/testsuite/frv/nudiv.cgs (renamed from sim/testsuite/sim/frv/nudiv.cgs)0
-rw-r--r--sim/testsuite/frv/nudivi.cgs (renamed from sim/testsuite/sim/frv/nudivi.cgs)0
-rw-r--r--sim/testsuite/frv/or.cgs (renamed from sim/testsuite/sim/frv/or.cgs)0
-rw-r--r--sim/testsuite/frv/orcc.cgs (renamed from sim/testsuite/sim/frv/orcc.cgs)0
-rw-r--r--sim/testsuite/frv/orcr.cgs (renamed from sim/testsuite/sim/frv/orcr.cgs)0
-rw-r--r--sim/testsuite/frv/ori.cgs (renamed from sim/testsuite/sim/frv/ori.cgs)0
-rw-r--r--sim/testsuite/frv/oricc.cgs (renamed from sim/testsuite/sim/frv/oricc.cgs)0
-rw-r--r--sim/testsuite/frv/orncr.cgs (renamed from sim/testsuite/sim/frv/orncr.cgs)0
-rw-r--r--sim/testsuite/frv/parallel.exp (renamed from sim/testsuite/sim/frv/parallel.exp)0
-rw-r--r--sim/testsuite/frv/ret.cgs (renamed from sim/testsuite/sim/frv/ret.cgs)0
-rw-r--r--sim/testsuite/frv/rett.cgs (renamed from sim/testsuite/sim/frv/rett.cgs)0
-rw-r--r--sim/testsuite/frv/scan.cgs (renamed from sim/testsuite/sim/frv/scan.cgs)0
-rw-r--r--sim/testsuite/frv/scani.cgs (renamed from sim/testsuite/sim/frv/scani.cgs)0
-rw-r--r--sim/testsuite/frv/sdiv.cgs (renamed from sim/testsuite/sim/frv/sdiv.cgs)0
-rw-r--r--sim/testsuite/frv/sdivi.cgs (renamed from sim/testsuite/sim/frv/sdivi.cgs)0
-rw-r--r--sim/testsuite/frv/sethi.cgs (renamed from sim/testsuite/sim/frv/sethi.cgs)0
-rw-r--r--sim/testsuite/frv/sethilo.pcgs (renamed from sim/testsuite/sim/frv/sethilo.pcgs)0
-rw-r--r--sim/testsuite/frv/setlo.cgs (renamed from sim/testsuite/sim/frv/setlo.cgs)0
-rw-r--r--sim/testsuite/frv/setlos.cgs (renamed from sim/testsuite/sim/frv/setlos.cgs)0
-rw-r--r--sim/testsuite/frv/sll.cgs (renamed from sim/testsuite/sim/frv/sll.cgs)0
-rw-r--r--sim/testsuite/frv/sllcc.cgs (renamed from sim/testsuite/sim/frv/sllcc.cgs)0
-rw-r--r--sim/testsuite/frv/slli.cgs (renamed from sim/testsuite/sim/frv/slli.cgs)0
-rw-r--r--sim/testsuite/frv/sllicc.cgs (renamed from sim/testsuite/sim/frv/sllicc.cgs)0
-rw-r--r--sim/testsuite/frv/smul.cgs (renamed from sim/testsuite/sim/frv/smul.cgs)0
-rw-r--r--sim/testsuite/frv/smulcc.cgs (renamed from sim/testsuite/sim/frv/smulcc.cgs)0
-rw-r--r--sim/testsuite/frv/smuli.cgs (renamed from sim/testsuite/sim/frv/smuli.cgs)0
-rw-r--r--sim/testsuite/frv/smulicc.cgs (renamed from sim/testsuite/sim/frv/smulicc.cgs)0
-rw-r--r--sim/testsuite/frv/sra.cgs (renamed from sim/testsuite/sim/frv/sra.cgs)0
-rw-r--r--sim/testsuite/frv/sracc.cgs (renamed from sim/testsuite/sim/frv/sracc.cgs)0
-rw-r--r--sim/testsuite/frv/srai.cgs (renamed from sim/testsuite/sim/frv/srai.cgs)0
-rw-r--r--sim/testsuite/frv/sraicc.cgs (renamed from sim/testsuite/sim/frv/sraicc.cgs)0
-rw-r--r--sim/testsuite/frv/srl.cgs (renamed from sim/testsuite/sim/frv/srl.cgs)0
-rw-r--r--sim/testsuite/frv/srlcc.cgs (renamed from sim/testsuite/sim/frv/srlcc.cgs)0
-rw-r--r--sim/testsuite/frv/srli.cgs (renamed from sim/testsuite/sim/frv/srli.cgs)0
-rw-r--r--sim/testsuite/frv/srlicc.cgs (renamed from sim/testsuite/sim/frv/srlicc.cgs)0
-rw-r--r--sim/testsuite/frv/st.cgs (renamed from sim/testsuite/sim/frv/st.cgs)0
-rw-r--r--sim/testsuite/frv/stb.cgs (renamed from sim/testsuite/sim/frv/stb.cgs)0
-rw-r--r--sim/testsuite/frv/stbf.cgs (renamed from sim/testsuite/sim/frv/stbf.cgs)0
-rw-r--r--sim/testsuite/frv/stbfi.cgs (renamed from sim/testsuite/sim/frv/stbfi.cgs)0
-rw-r--r--sim/testsuite/frv/stbfu.cgs (renamed from sim/testsuite/sim/frv/stbfu.cgs)0
-rw-r--r--sim/testsuite/frv/stbi.cgs (renamed from sim/testsuite/sim/frv/stbi.cgs)0
-rw-r--r--sim/testsuite/frv/stbu.cgs (renamed from sim/testsuite/sim/frv/stbu.cgs)0
-rw-r--r--sim/testsuite/frv/stc.cgs (renamed from sim/testsuite/sim/frv/stc.cgs)0
-rw-r--r--sim/testsuite/frv/stcu.cgs (renamed from sim/testsuite/sim/frv/stcu.cgs)0
-rw-r--r--sim/testsuite/frv/std.cgs (renamed from sim/testsuite/sim/frv/std.cgs)0
-rw-r--r--sim/testsuite/frv/std.pcgs (renamed from sim/testsuite/sim/frv/std.pcgs)0
-rw-r--r--sim/testsuite/frv/stdc.cgs (renamed from sim/testsuite/sim/frv/stdc.cgs)0
-rw-r--r--sim/testsuite/frv/stdc.pcgs (renamed from sim/testsuite/sim/frv/stdc.pcgs)0
-rw-r--r--sim/testsuite/frv/stdcu.cgs (renamed from sim/testsuite/sim/frv/stdcu.cgs)0
-rw-r--r--sim/testsuite/frv/stdf.cgs (renamed from sim/testsuite/sim/frv/stdf.cgs)0
-rw-r--r--sim/testsuite/frv/stdf.pcgs (renamed from sim/testsuite/sim/frv/stdf.pcgs)0
-rw-r--r--sim/testsuite/frv/stdfi.cgs (renamed from sim/testsuite/sim/frv/stdfi.cgs)0
-rw-r--r--sim/testsuite/frv/stdfu.cgs (renamed from sim/testsuite/sim/frv/stdfu.cgs)0
-rw-r--r--sim/testsuite/frv/stdi.cgs (renamed from sim/testsuite/sim/frv/stdi.cgs)0
-rw-r--r--sim/testsuite/frv/stdu.cgs (renamed from sim/testsuite/sim/frv/stdu.cgs)0
-rw-r--r--sim/testsuite/frv/stf.cgs (renamed from sim/testsuite/sim/frv/stf.cgs)0
-rw-r--r--sim/testsuite/frv/stfi.cgs (renamed from sim/testsuite/sim/frv/stfi.cgs)0
-rw-r--r--sim/testsuite/frv/stfu.cgs (renamed from sim/testsuite/sim/frv/stfu.cgs)0
-rw-r--r--sim/testsuite/frv/sth.cgs (renamed from sim/testsuite/sim/frv/sth.cgs)0
-rw-r--r--sim/testsuite/frv/sthf.cgs (renamed from sim/testsuite/sim/frv/sthf.cgs)0
-rw-r--r--sim/testsuite/frv/sthfi.cgs (renamed from sim/testsuite/sim/frv/sthfi.cgs)0
-rw-r--r--sim/testsuite/frv/sthfu.cgs (renamed from sim/testsuite/sim/frv/sthfu.cgs)0
-rw-r--r--sim/testsuite/frv/sthi.cgs (renamed from sim/testsuite/sim/frv/sthi.cgs)0
-rw-r--r--sim/testsuite/frv/sthu.cgs (renamed from sim/testsuite/sim/frv/sthu.cgs)0
-rw-r--r--sim/testsuite/frv/sti.cgs (renamed from sim/testsuite/sim/frv/sti.cgs)0
-rw-r--r--sim/testsuite/frv/stq.cgs (renamed from sim/testsuite/sim/frv/stq.cgs)0
-rw-r--r--sim/testsuite/frv/stq.pcgs (renamed from sim/testsuite/sim/frv/stq.pcgs)0
-rw-r--r--sim/testsuite/frv/stqc.cgs (renamed from sim/testsuite/sim/frv/stqc.cgs)0
-rw-r--r--sim/testsuite/frv/stqc.pcgs (renamed from sim/testsuite/sim/frv/stqc.pcgs)0
-rw-r--r--sim/testsuite/frv/stqcu.cgs (renamed from sim/testsuite/sim/frv/stqcu.cgs)0
-rw-r--r--sim/testsuite/frv/stqf.cgs (renamed from sim/testsuite/sim/frv/stqf.cgs)0
-rw-r--r--sim/testsuite/frv/stqf.pcgs (renamed from sim/testsuite/sim/frv/stqf.pcgs)0
-rw-r--r--sim/testsuite/frv/stqfi.cgs (renamed from sim/testsuite/sim/frv/stqfi.cgs)0
-rw-r--r--sim/testsuite/frv/stqfu.cgs (renamed from sim/testsuite/sim/frv/stqfu.cgs)0
-rw-r--r--sim/testsuite/frv/stqi.cgs (renamed from sim/testsuite/sim/frv/stqi.cgs)0
-rw-r--r--sim/testsuite/frv/stqu.cgs (renamed from sim/testsuite/sim/frv/stqu.cgs)0
-rw-r--r--sim/testsuite/frv/stu.cgs (renamed from sim/testsuite/sim/frv/stu.cgs)0
-rw-r--r--sim/testsuite/frv/sub.cgs (renamed from sim/testsuite/sim/frv/sub.cgs)0
-rw-r--r--sim/testsuite/frv/subcc.cgs (renamed from sim/testsuite/sim/frv/subcc.cgs)0
-rw-r--r--sim/testsuite/frv/subi.cgs (renamed from sim/testsuite/sim/frv/subi.cgs)0
-rw-r--r--sim/testsuite/frv/subicc.cgs (renamed from sim/testsuite/sim/frv/subicc.cgs)0
-rw-r--r--sim/testsuite/frv/subx.cgs (renamed from sim/testsuite/sim/frv/subx.cgs)0
-rw-r--r--sim/testsuite/frv/subxcc.cgs (renamed from sim/testsuite/sim/frv/subxcc.cgs)0
-rw-r--r--sim/testsuite/frv/subxi.cgs (renamed from sim/testsuite/sim/frv/subxi.cgs)0
-rw-r--r--sim/testsuite/frv/subxicc.cgs (renamed from sim/testsuite/sim/frv/subxicc.cgs)0
-rw-r--r--sim/testsuite/frv/swap.cgs (renamed from sim/testsuite/sim/frv/swap.cgs)0
-rw-r--r--sim/testsuite/frv/swapi.cgs (renamed from sim/testsuite/sim/frv/swapi.cgs)0
-rw-r--r--sim/testsuite/frv/tc.cgs (renamed from sim/testsuite/sim/frv/tc.cgs)0
-rw-r--r--sim/testsuite/frv/teq.cgs (renamed from sim/testsuite/sim/frv/teq.cgs)0
-rw-r--r--sim/testsuite/frv/testutils.inc (renamed from sim/testsuite/sim/frv/testutils.inc)0
-rw-r--r--sim/testsuite/frv/tge.cgs (renamed from sim/testsuite/sim/frv/tge.cgs)0
-rw-r--r--sim/testsuite/frv/tgt.cgs (renamed from sim/testsuite/sim/frv/tgt.cgs)0
-rw-r--r--sim/testsuite/frv/thi.cgs (renamed from sim/testsuite/sim/frv/thi.cgs)0
-rw-r--r--sim/testsuite/frv/tic.cgs (renamed from sim/testsuite/sim/frv/tic.cgs)0
-rw-r--r--sim/testsuite/frv/tieq.cgs (renamed from sim/testsuite/sim/frv/tieq.cgs)0
-rw-r--r--sim/testsuite/frv/tige.cgs (renamed from sim/testsuite/sim/frv/tige.cgs)0
-rw-r--r--sim/testsuite/frv/tigt.cgs (renamed from sim/testsuite/sim/frv/tigt.cgs)0
-rw-r--r--sim/testsuite/frv/tihi.cgs (renamed from sim/testsuite/sim/frv/tihi.cgs)0
-rw-r--r--sim/testsuite/frv/tile.cgs (renamed from sim/testsuite/sim/frv/tile.cgs)0
-rw-r--r--sim/testsuite/frv/tils.cgs (renamed from sim/testsuite/sim/frv/tils.cgs)0
-rw-r--r--sim/testsuite/frv/tilt.cgs (renamed from sim/testsuite/sim/frv/tilt.cgs)0
-rw-r--r--sim/testsuite/frv/tin.cgs (renamed from sim/testsuite/sim/frv/tin.cgs)0
-rw-r--r--sim/testsuite/frv/tinc.cgs (renamed from sim/testsuite/sim/frv/tinc.cgs)0
-rw-r--r--sim/testsuite/frv/tine.cgs (renamed from sim/testsuite/sim/frv/tine.cgs)0
-rw-r--r--sim/testsuite/frv/tino.cgs (renamed from sim/testsuite/sim/frv/tino.cgs)0
-rw-r--r--sim/testsuite/frv/tinv.cgs (renamed from sim/testsuite/sim/frv/tinv.cgs)0
-rw-r--r--sim/testsuite/frv/tip.cgs (renamed from sim/testsuite/sim/frv/tip.cgs)0
-rw-r--r--sim/testsuite/frv/tira.cgs (renamed from sim/testsuite/sim/frv/tira.cgs)0
-rw-r--r--sim/testsuite/frv/tiv.cgs (renamed from sim/testsuite/sim/frv/tiv.cgs)0
-rw-r--r--sim/testsuite/frv/tle.cgs (renamed from sim/testsuite/sim/frv/tle.cgs)0
-rw-r--r--sim/testsuite/frv/tls.cgs (renamed from sim/testsuite/sim/frv/tls.cgs)0
-rw-r--r--sim/testsuite/frv/tlt.cgs (renamed from sim/testsuite/sim/frv/tlt.cgs)0
-rw-r--r--sim/testsuite/frv/tn.cgs (renamed from sim/testsuite/sim/frv/tn.cgs)0
-rw-r--r--sim/testsuite/frv/tnc.cgs (renamed from sim/testsuite/sim/frv/tnc.cgs)0
-rw-r--r--sim/testsuite/frv/tne.cgs (renamed from sim/testsuite/sim/frv/tne.cgs)0
-rw-r--r--sim/testsuite/frv/tno.cgs (renamed from sim/testsuite/sim/frv/tno.cgs)0
-rw-r--r--sim/testsuite/frv/tnv.cgs (renamed from sim/testsuite/sim/frv/tnv.cgs)0
-rw-r--r--sim/testsuite/frv/tp.cgs (renamed from sim/testsuite/sim/frv/tp.cgs)0
-rw-r--r--sim/testsuite/frv/tra.cgs (renamed from sim/testsuite/sim/frv/tra.cgs)0
-rw-r--r--sim/testsuite/frv/tv.cgs (renamed from sim/testsuite/sim/frv/tv.cgs)0
-rw-r--r--sim/testsuite/frv/udiv.cgs (renamed from sim/testsuite/sim/frv/udiv.cgs)0
-rw-r--r--sim/testsuite/frv/udivi.cgs (renamed from sim/testsuite/sim/frv/udivi.cgs)0
-rw-r--r--sim/testsuite/frv/umul.cgs (renamed from sim/testsuite/sim/frv/umul.cgs)0
-rw-r--r--sim/testsuite/frv/umulcc.cgs (renamed from sim/testsuite/sim/frv/umulcc.cgs)0
-rw-r--r--sim/testsuite/frv/umuli.cgs (renamed from sim/testsuite/sim/frv/umuli.cgs)0
-rw-r--r--sim/testsuite/frv/umulicc.cgs (renamed from sim/testsuite/sim/frv/umulicc.cgs)0
-rw-r--r--sim/testsuite/frv/xor.cgs (renamed from sim/testsuite/sim/frv/xor.cgs)0
-rw-r--r--sim/testsuite/frv/xorcc.cgs (renamed from sim/testsuite/sim/frv/xorcc.cgs)0
-rw-r--r--sim/testsuite/frv/xorcr.cgs (renamed from sim/testsuite/sim/frv/xorcr.cgs)0
-rw-r--r--sim/testsuite/frv/xori.cgs (renamed from sim/testsuite/sim/frv/xori.cgs)0
-rw-r--r--sim/testsuite/frv/xoricc.cgs (renamed from sim/testsuite/sim/frv/xoricc.cgs)0
-rw-r--r--sim/testsuite/ft32/ChangeLog (renamed from sim/testsuite/sim/ft32/ChangeLog)0
-rw-r--r--sim/testsuite/ft32/allinsn.exp (renamed from sim/testsuite/sim/ft32/allinsn.exp)0
-rw-r--r--sim/testsuite/ft32/basic.s (renamed from sim/testsuite/sim/ft32/basic.s)0
-rw-r--r--sim/testsuite/ft32/testutils.inc (renamed from sim/testsuite/sim/ft32/testutils.inc)0
-rw-r--r--sim/testsuite/h8300/ChangeLog (renamed from sim/testsuite/sim/h8300/ChangeLog)0
-rw-r--r--sim/testsuite/h8300/addb.s (renamed from sim/testsuite/sim/h8300/addb.s)0
-rw-r--r--sim/testsuite/h8300/addl.s (renamed from sim/testsuite/sim/h8300/addl.s)0
-rw-r--r--sim/testsuite/h8300/adds.s (renamed from sim/testsuite/sim/h8300/adds.s)0
-rw-r--r--sim/testsuite/h8300/addw.s (renamed from sim/testsuite/sim/h8300/addw.s)0
-rw-r--r--sim/testsuite/h8300/addx.s (renamed from sim/testsuite/sim/h8300/addx.s)0
-rw-r--r--sim/testsuite/h8300/allinsn.exp (renamed from sim/testsuite/sim/h8300/allinsn.exp)0
-rw-r--r--sim/testsuite/h8300/andb.s (renamed from sim/testsuite/sim/h8300/andb.s)0
-rw-r--r--sim/testsuite/h8300/andl.s (renamed from sim/testsuite/sim/h8300/andl.s)0
-rw-r--r--sim/testsuite/h8300/andw.s (renamed from sim/testsuite/sim/h8300/andw.s)0
-rw-r--r--sim/testsuite/h8300/band.s (renamed from sim/testsuite/sim/h8300/band.s)0
-rw-r--r--sim/testsuite/h8300/bfld.s (renamed from sim/testsuite/sim/h8300/bfld.s)0
-rw-r--r--sim/testsuite/h8300/biand.s (renamed from sim/testsuite/sim/h8300/biand.s)0
-rw-r--r--sim/testsuite/h8300/bra.s (renamed from sim/testsuite/sim/h8300/bra.s)0
-rw-r--r--sim/testsuite/h8300/brabc.s (renamed from sim/testsuite/sim/h8300/brabc.s)0
-rw-r--r--sim/testsuite/h8300/bset.s (renamed from sim/testsuite/sim/h8300/bset.s)0
-rw-r--r--sim/testsuite/h8300/cmpb.s (renamed from sim/testsuite/sim/h8300/cmpb.s)0
-rw-r--r--sim/testsuite/h8300/cmpl.s (renamed from sim/testsuite/sim/h8300/cmpl.s)0
-rw-r--r--sim/testsuite/h8300/cmpw.s (renamed from sim/testsuite/sim/h8300/cmpw.s)0
-rw-r--r--sim/testsuite/h8300/daa.s (renamed from sim/testsuite/sim/h8300/daa.s)0
-rw-r--r--sim/testsuite/h8300/das.s (renamed from sim/testsuite/sim/h8300/das.s)0
-rw-r--r--sim/testsuite/h8300/dec.s (renamed from sim/testsuite/sim/h8300/dec.s)0
-rw-r--r--sim/testsuite/h8300/div.s (renamed from sim/testsuite/sim/h8300/div.s)0
-rw-r--r--sim/testsuite/h8300/extl.s (renamed from sim/testsuite/sim/h8300/extl.s)0
-rw-r--r--sim/testsuite/h8300/extw.s (renamed from sim/testsuite/sim/h8300/extw.s)0
-rw-r--r--sim/testsuite/h8300/inc.s (renamed from sim/testsuite/sim/h8300/inc.s)0
-rw-r--r--sim/testsuite/h8300/jmp.s (renamed from sim/testsuite/sim/h8300/jmp.s)0
-rw-r--r--sim/testsuite/h8300/ldc.s (renamed from sim/testsuite/sim/h8300/ldc.s)0
-rw-r--r--sim/testsuite/h8300/ldm.s (renamed from sim/testsuite/sim/h8300/ldm.s)0
-rw-r--r--sim/testsuite/h8300/mac.s (renamed from sim/testsuite/sim/h8300/mac.s)0
-rw-r--r--sim/testsuite/h8300/mova.s (renamed from sim/testsuite/sim/h8300/mova.s)0
-rw-r--r--sim/testsuite/h8300/movb.s (renamed from sim/testsuite/sim/h8300/movb.s)0
-rw-r--r--sim/testsuite/h8300/movl.s (renamed from sim/testsuite/sim/h8300/movl.s)0
-rw-r--r--sim/testsuite/h8300/movmd.s (renamed from sim/testsuite/sim/h8300/movmd.s)0
-rw-r--r--sim/testsuite/h8300/movsd.s (renamed from sim/testsuite/sim/h8300/movsd.s)0
-rw-r--r--sim/testsuite/h8300/movw.s (renamed from sim/testsuite/sim/h8300/movw.s)0
-rw-r--r--sim/testsuite/h8300/mul.s (renamed from sim/testsuite/sim/h8300/mul.s)0
-rw-r--r--sim/testsuite/h8300/neg.s (renamed from sim/testsuite/sim/h8300/neg.s)0
-rw-r--r--sim/testsuite/h8300/nop.s (renamed from sim/testsuite/sim/h8300/nop.s)0
-rw-r--r--sim/testsuite/h8300/not.s (renamed from sim/testsuite/sim/h8300/not.s)0
-rw-r--r--sim/testsuite/h8300/orb.s (renamed from sim/testsuite/sim/h8300/orb.s)0
-rw-r--r--sim/testsuite/h8300/orl.s (renamed from sim/testsuite/sim/h8300/orl.s)0
-rw-r--r--sim/testsuite/h8300/orw.s (renamed from sim/testsuite/sim/h8300/orw.s)0
-rw-r--r--sim/testsuite/h8300/rotl.s (renamed from sim/testsuite/sim/h8300/rotl.s)0
-rw-r--r--sim/testsuite/h8300/rotr.s (renamed from sim/testsuite/sim/h8300/rotr.s)0
-rw-r--r--sim/testsuite/h8300/rotxl.s (renamed from sim/testsuite/sim/h8300/rotxl.s)0
-rw-r--r--sim/testsuite/h8300/rotxr.s (renamed from sim/testsuite/sim/h8300/rotxr.s)0
-rw-r--r--sim/testsuite/h8300/shal.s (renamed from sim/testsuite/sim/h8300/shal.s)0
-rw-r--r--sim/testsuite/h8300/shar.s (renamed from sim/testsuite/sim/h8300/shar.s)0
-rw-r--r--sim/testsuite/h8300/shll.s (renamed from sim/testsuite/sim/h8300/shll.s)0
-rw-r--r--sim/testsuite/h8300/shlr.s (renamed from sim/testsuite/sim/h8300/shlr.s)0
-rw-r--r--sim/testsuite/h8300/stack.s (renamed from sim/testsuite/sim/h8300/stack.s)0
-rw-r--r--sim/testsuite/h8300/stc.s (renamed from sim/testsuite/sim/h8300/stc.s)0
-rw-r--r--sim/testsuite/h8300/subb.s (renamed from sim/testsuite/sim/h8300/subb.s)0
-rw-r--r--sim/testsuite/h8300/subl.s (renamed from sim/testsuite/sim/h8300/subl.s)0
-rw-r--r--sim/testsuite/h8300/subs.s (renamed from sim/testsuite/sim/h8300/subs.s)0
-rw-r--r--sim/testsuite/h8300/subw.s (renamed from sim/testsuite/sim/h8300/subw.s)0
-rw-r--r--sim/testsuite/h8300/subx.s (renamed from sim/testsuite/sim/h8300/subx.s)0
-rw-r--r--sim/testsuite/h8300/tas.s (renamed from sim/testsuite/sim/h8300/tas.s)0
-rw-r--r--sim/testsuite/h8300/testutils.inc (renamed from sim/testsuite/sim/h8300/testutils.inc)0
-rw-r--r--sim/testsuite/h8300/xorb.s (renamed from sim/testsuite/sim/h8300/xorb.s)0
-rw-r--r--sim/testsuite/h8300/xorl.s (renamed from sim/testsuite/sim/h8300/xorl.s)0
-rw-r--r--sim/testsuite/h8300/xorw.s (renamed from sim/testsuite/sim/h8300/xorw.s)0
-rw-r--r--sim/testsuite/iq2000/ChangeLog (renamed from sim/testsuite/sim/iq2000/ChangeLog)0
-rw-r--r--sim/testsuite/iq2000/allinsn.exp (renamed from sim/testsuite/sim/iq2000/allinsn.exp)0
-rw-r--r--sim/testsuite/iq2000/pass.s (renamed from sim/testsuite/sim/iq2000/pass.s)0
-rw-r--r--sim/testsuite/iq2000/testutils.inc (renamed from sim/testsuite/sim/iq2000/testutils.inc)0
-rw-r--r--sim/testsuite/lm32/ChangeLog (renamed from sim/testsuite/sim/lm32/ChangeLog)0
-rw-r--r--sim/testsuite/lm32/allinsn.exp (renamed from sim/testsuite/sim/lm32/allinsn.exp)0
-rw-r--r--sim/testsuite/lm32/pass.s (renamed from sim/testsuite/sim/lm32/pass.s)0
-rw-r--r--sim/testsuite/lm32/testutils.inc (renamed from sim/testsuite/sim/lm32/testutils.inc)0
-rw-r--r--sim/testsuite/m32c/ChangeLog (renamed from sim/testsuite/sim/m32c/ChangeLog)0
-rw-r--r--sim/testsuite/m32c/allinsn.exp (renamed from sim/testsuite/sim/m32c/allinsn.exp)0
-rw-r--r--sim/testsuite/m32c/blinky.s (renamed from sim/testsuite/sim/m32c/blinky.s)0
-rw-r--r--sim/testsuite/m32c/fail.s (renamed from sim/testsuite/sim/m32c/fail.s)0
-rw-r--r--sim/testsuite/m32c/gloss.s (renamed from sim/testsuite/sim/m32c/gloss.s)0
-rw-r--r--sim/testsuite/m32c/pass.s (renamed from sim/testsuite/sim/m32c/pass.s)0
-rw-r--r--sim/testsuite/m32c/sample.ld (renamed from sim/testsuite/sim/m32c/sample.ld)0
-rw-r--r--sim/testsuite/m32c/sample.s (renamed from sim/testsuite/sim/m32c/sample.s)0
-rw-r--r--sim/testsuite/m32c/sample2.c (renamed from sim/testsuite/sim/m32c/sample2.c)0
-rw-r--r--sim/testsuite/m32c/testutils.inc (renamed from sim/testsuite/sim/m32c/testutils.inc)0
-rw-r--r--sim/testsuite/m32r/ChangeLog (renamed from sim/testsuite/sim/m32r/ChangeLog)0
-rw-r--r--sim/testsuite/m32r/add.cgs (renamed from sim/testsuite/sim/m32r/add.cgs)0
-rw-r--r--sim/testsuite/m32r/add3.cgs (renamed from sim/testsuite/sim/m32r/add3.cgs)0
-rw-r--r--sim/testsuite/m32r/addi.cgs (renamed from sim/testsuite/sim/m32r/addi.cgs)0
-rw-r--r--sim/testsuite/m32r/addv.cgs (renamed from sim/testsuite/sim/m32r/addv.cgs)0
-rw-r--r--sim/testsuite/m32r/addv3.cgs (renamed from sim/testsuite/sim/m32r/addv3.cgs)0
-rw-r--r--sim/testsuite/m32r/addx.cgs (renamed from sim/testsuite/sim/m32r/addx.cgs)0
-rw-r--r--sim/testsuite/m32r/allinsn.exp (renamed from sim/testsuite/sim/m32r/allinsn.exp)0
-rw-r--r--sim/testsuite/m32r/and.cgs (renamed from sim/testsuite/sim/m32r/and.cgs)0
-rw-r--r--sim/testsuite/m32r/and3.cgs (renamed from sim/testsuite/sim/m32r/and3.cgs)0
-rw-r--r--sim/testsuite/m32r/bc24.cgs (renamed from sim/testsuite/sim/m32r/bc24.cgs)0
-rw-r--r--sim/testsuite/m32r/bc8.cgs (renamed from sim/testsuite/sim/m32r/bc8.cgs)0
-rw-r--r--sim/testsuite/m32r/beq.cgs (renamed from sim/testsuite/sim/m32r/beq.cgs)0
-rw-r--r--sim/testsuite/m32r/beqz.cgs (renamed from sim/testsuite/sim/m32r/beqz.cgs)0
-rw-r--r--sim/testsuite/m32r/bgez.cgs (renamed from sim/testsuite/sim/m32r/bgez.cgs)0
-rw-r--r--sim/testsuite/m32r/bgtz.cgs (renamed from sim/testsuite/sim/m32r/bgtz.cgs)0
-rw-r--r--sim/testsuite/m32r/bl24.cgs (renamed from sim/testsuite/sim/m32r/bl24.cgs)0
-rw-r--r--sim/testsuite/m32r/bl8.cgs (renamed from sim/testsuite/sim/m32r/bl8.cgs)0
-rw-r--r--sim/testsuite/m32r/blez.cgs (renamed from sim/testsuite/sim/m32r/blez.cgs)0
-rw-r--r--sim/testsuite/m32r/bltz.cgs (renamed from sim/testsuite/sim/m32r/bltz.cgs)0
-rw-r--r--sim/testsuite/m32r/bnc24.cgs (renamed from sim/testsuite/sim/m32r/bnc24.cgs)0
-rw-r--r--sim/testsuite/m32r/bnc8.cgs (renamed from sim/testsuite/sim/m32r/bnc8.cgs)0
-rw-r--r--sim/testsuite/m32r/bne.cgs (renamed from sim/testsuite/sim/m32r/bne.cgs)0
-rw-r--r--sim/testsuite/m32r/bnez.cgs (renamed from sim/testsuite/sim/m32r/bnez.cgs)0
-rw-r--r--sim/testsuite/m32r/bra24.cgs (renamed from sim/testsuite/sim/m32r/bra24.cgs)0
-rw-r--r--sim/testsuite/m32r/bra8.cgs (renamed from sim/testsuite/sim/m32r/bra8.cgs)0
-rw-r--r--sim/testsuite/m32r/cmp.cgs (renamed from sim/testsuite/sim/m32r/cmp.cgs)0
-rw-r--r--sim/testsuite/m32r/cmpi.cgs (renamed from sim/testsuite/sim/m32r/cmpi.cgs)0
-rw-r--r--sim/testsuite/m32r/cmpu.cgs (renamed from sim/testsuite/sim/m32r/cmpu.cgs)0
-rw-r--r--sim/testsuite/m32r/cmpui.cgs (renamed from sim/testsuite/sim/m32r/cmpui.cgs)0
-rw-r--r--sim/testsuite/m32r/div.cgs (renamed from sim/testsuite/sim/m32r/div.cgs)0
-rw-r--r--sim/testsuite/m32r/divu.cgs (renamed from sim/testsuite/sim/m32r/divu.cgs)0
-rw-r--r--sim/testsuite/m32r/exit47.ms (renamed from sim/testsuite/sim/m32r/exit47.ms)0
-rw-r--r--sim/testsuite/m32r/hello.ms (renamed from sim/testsuite/sim/m32r/hello.ms)0
-rw-r--r--sim/testsuite/m32r/hw-trap.ms (renamed from sim/testsuite/sim/m32r/hw-trap.ms)0
-rw-r--r--sim/testsuite/m32r/jl.cgs (renamed from sim/testsuite/sim/m32r/jl.cgs)0
-rw-r--r--sim/testsuite/m32r/jmp.cgs (renamed from sim/testsuite/sim/m32r/jmp.cgs)0
-rw-r--r--sim/testsuite/m32r/ld-d.cgs (renamed from sim/testsuite/sim/m32r/ld-d.cgs)0
-rw-r--r--sim/testsuite/m32r/ld-plus.cgs (renamed from sim/testsuite/sim/m32r/ld-plus.cgs)0
-rw-r--r--sim/testsuite/m32r/ld.cgs (renamed from sim/testsuite/sim/m32r/ld.cgs)0
-rw-r--r--sim/testsuite/m32r/ld24.cgs (renamed from sim/testsuite/sim/m32r/ld24.cgs)0
-rw-r--r--sim/testsuite/m32r/ldb-d.cgs (renamed from sim/testsuite/sim/m32r/ldb-d.cgs)0
-rw-r--r--sim/testsuite/m32r/ldb.cgs (renamed from sim/testsuite/sim/m32r/ldb.cgs)0
-rw-r--r--sim/testsuite/m32r/ldh-d.cgs (renamed from sim/testsuite/sim/m32r/ldh-d.cgs)0
-rw-r--r--sim/testsuite/m32r/ldh.cgs (renamed from sim/testsuite/sim/m32r/ldh.cgs)0
-rw-r--r--sim/testsuite/m32r/ldi16.cgs (renamed from sim/testsuite/sim/m32r/ldi16.cgs)0
-rw-r--r--sim/testsuite/m32r/ldi8.cgs (renamed from sim/testsuite/sim/m32r/ldi8.cgs)0
-rw-r--r--sim/testsuite/m32r/ldub-d.cgs (renamed from sim/testsuite/sim/m32r/ldub-d.cgs)0
-rw-r--r--sim/testsuite/m32r/ldub.cgs (renamed from sim/testsuite/sim/m32r/ldub.cgs)0
-rw-r--r--sim/testsuite/m32r/lduh-d.cgs (renamed from sim/testsuite/sim/m32r/lduh-d.cgs)0
-rw-r--r--sim/testsuite/m32r/lduh.cgs (renamed from sim/testsuite/sim/m32r/lduh.cgs)0
-rw-r--r--sim/testsuite/m32r/lock.cgs (renamed from sim/testsuite/sim/m32r/lock.cgs)0
-rw-r--r--sim/testsuite/m32r/machi.cgs (renamed from sim/testsuite/sim/m32r/machi.cgs)0
-rw-r--r--sim/testsuite/m32r/maclo.cgs (renamed from sim/testsuite/sim/m32r/maclo.cgs)0
-rw-r--r--sim/testsuite/m32r/macwhi.cgs (renamed from sim/testsuite/sim/m32r/macwhi.cgs)0
-rw-r--r--sim/testsuite/m32r/macwlo.cgs (renamed from sim/testsuite/sim/m32r/macwlo.cgs)0
-rw-r--r--sim/testsuite/m32r/misc.exp (renamed from sim/testsuite/sim/m32r/misc.exp)0
-rw-r--r--sim/testsuite/m32r/mul.cgs (renamed from sim/testsuite/sim/m32r/mul.cgs)0
-rw-r--r--sim/testsuite/m32r/mulhi.cgs (renamed from sim/testsuite/sim/m32r/mulhi.cgs)0
-rw-r--r--sim/testsuite/m32r/mullo.cgs (renamed from sim/testsuite/sim/m32r/mullo.cgs)0
-rw-r--r--sim/testsuite/m32r/mulwhi.cgs (renamed from sim/testsuite/sim/m32r/mulwhi.cgs)0
-rw-r--r--sim/testsuite/m32r/mulwlo.cgs (renamed from sim/testsuite/sim/m32r/mulwlo.cgs)0
-rw-r--r--sim/testsuite/m32r/mv.cgs (renamed from sim/testsuite/sim/m32r/mv.cgs)0
-rw-r--r--sim/testsuite/m32r/mvfachi.cgs (renamed from sim/testsuite/sim/m32r/mvfachi.cgs)0
-rw-r--r--sim/testsuite/m32r/mvfaclo.cgs (renamed from sim/testsuite/sim/m32r/mvfaclo.cgs)0
-rw-r--r--sim/testsuite/m32r/mvfacmi.cgs (renamed from sim/testsuite/sim/m32r/mvfacmi.cgs)0
-rw-r--r--sim/testsuite/m32r/mvfc.cgs (renamed from sim/testsuite/sim/m32r/mvfc.cgs)0
-rw-r--r--sim/testsuite/m32r/mvtachi.cgs (renamed from sim/testsuite/sim/m32r/mvtachi.cgs)0
-rw-r--r--sim/testsuite/m32r/mvtaclo.cgs (renamed from sim/testsuite/sim/m32r/mvtaclo.cgs)0
-rw-r--r--sim/testsuite/m32r/mvtc.cgs (renamed from sim/testsuite/sim/m32r/mvtc.cgs)0
-rw-r--r--sim/testsuite/m32r/neg.cgs (renamed from sim/testsuite/sim/m32r/neg.cgs)0
-rw-r--r--sim/testsuite/m32r/nop.cgs (renamed from sim/testsuite/sim/m32r/nop.cgs)0
-rw-r--r--sim/testsuite/m32r/not.cgs (renamed from sim/testsuite/sim/m32r/not.cgs)0
-rw-r--r--sim/testsuite/m32r/or.cgs (renamed from sim/testsuite/sim/m32r/or.cgs)0
-rw-r--r--sim/testsuite/m32r/or3.cgs (renamed from sim/testsuite/sim/m32r/or3.cgs)0
-rw-r--r--sim/testsuite/m32r/rac.cgs (renamed from sim/testsuite/sim/m32r/rac.cgs)0
-rw-r--r--sim/testsuite/m32r/rach.cgs (renamed from sim/testsuite/sim/m32r/rach.cgs)0
-rw-r--r--sim/testsuite/m32r/rem.cgs (renamed from sim/testsuite/sim/m32r/rem.cgs)0
-rw-r--r--sim/testsuite/m32r/remu.cgs (renamed from sim/testsuite/sim/m32r/remu.cgs)0
-rw-r--r--sim/testsuite/m32r/rte.cgs (renamed from sim/testsuite/sim/m32r/rte.cgs)0
-rw-r--r--sim/testsuite/m32r/seth.cgs (renamed from sim/testsuite/sim/m32r/seth.cgs)0
-rw-r--r--sim/testsuite/m32r/sll.cgs (renamed from sim/testsuite/sim/m32r/sll.cgs)0
-rw-r--r--sim/testsuite/m32r/sll3.cgs (renamed from sim/testsuite/sim/m32r/sll3.cgs)0
-rw-r--r--sim/testsuite/m32r/slli.cgs (renamed from sim/testsuite/sim/m32r/slli.cgs)0
-rw-r--r--sim/testsuite/m32r/sra.cgs (renamed from sim/testsuite/sim/m32r/sra.cgs)0
-rw-r--r--sim/testsuite/m32r/sra3.cgs (renamed from sim/testsuite/sim/m32r/sra3.cgs)0
-rw-r--r--sim/testsuite/m32r/srai.cgs (renamed from sim/testsuite/sim/m32r/srai.cgs)0
-rw-r--r--sim/testsuite/m32r/srl.cgs (renamed from sim/testsuite/sim/m32r/srl.cgs)0
-rw-r--r--sim/testsuite/m32r/srl3.cgs (renamed from sim/testsuite/sim/m32r/srl3.cgs)0
-rw-r--r--sim/testsuite/m32r/srli.cgs (renamed from sim/testsuite/sim/m32r/srli.cgs)0
-rw-r--r--sim/testsuite/m32r/st-d.cgs (renamed from sim/testsuite/sim/m32r/st-d.cgs)0
-rw-r--r--sim/testsuite/m32r/st-minus.cgs (renamed from sim/testsuite/sim/m32r/st-minus.cgs)0
-rw-r--r--sim/testsuite/m32r/st-plus.cgs (renamed from sim/testsuite/sim/m32r/st-plus.cgs)0
-rw-r--r--sim/testsuite/m32r/st.cgs (renamed from sim/testsuite/sim/m32r/st.cgs)0
-rw-r--r--sim/testsuite/m32r/stb-d.cgs (renamed from sim/testsuite/sim/m32r/stb-d.cgs)0
-rw-r--r--sim/testsuite/m32r/stb.cgs (renamed from sim/testsuite/sim/m32r/stb.cgs)0
-rw-r--r--sim/testsuite/m32r/sth-d.cgs (renamed from sim/testsuite/sim/m32r/sth-d.cgs)0
-rw-r--r--sim/testsuite/m32r/sth.cgs (renamed from sim/testsuite/sim/m32r/sth.cgs)0
-rw-r--r--sim/testsuite/m32r/sub.cgs (renamed from sim/testsuite/sim/m32r/sub.cgs)0
-rw-r--r--sim/testsuite/m32r/subv.cgs (renamed from sim/testsuite/sim/m32r/subv.cgs)0
-rw-r--r--sim/testsuite/m32r/subx.cgs (renamed from sim/testsuite/sim/m32r/subx.cgs)0
-rw-r--r--sim/testsuite/m32r/testutils.inc (renamed from sim/testsuite/sim/m32r/testutils.inc)0
-rw-r--r--sim/testsuite/m32r/trap.cgs (renamed from sim/testsuite/sim/m32r/trap.cgs)0
-rw-r--r--sim/testsuite/m32r/unlock.cgs (renamed from sim/testsuite/sim/m32r/unlock.cgs)0
-rw-r--r--sim/testsuite/m32r/uread16.ms (renamed from sim/testsuite/sim/m32r/uread16.ms)0
-rw-r--r--sim/testsuite/m32r/uread32.ms (renamed from sim/testsuite/sim/m32r/uread32.ms)0
-rw-r--r--sim/testsuite/m32r/uwrite16.ms (renamed from sim/testsuite/sim/m32r/uwrite16.ms)0
-rw-r--r--sim/testsuite/m32r/uwrite32.ms (renamed from sim/testsuite/sim/m32r/uwrite32.ms)0
-rw-r--r--sim/testsuite/m32r/xor.cgs (renamed from sim/testsuite/sim/m32r/xor.cgs)0
-rw-r--r--sim/testsuite/m32r/xor3.cgs (renamed from sim/testsuite/sim/m32r/xor3.cgs)0
-rw-r--r--sim/testsuite/m68hc11/ChangeLog (renamed from sim/testsuite/sim/m68hc11/ChangeLog)0
-rw-r--r--sim/testsuite/m68hc11/allinsn.exp (renamed from sim/testsuite/sim/m68hc11/allinsn.exp)0
-rw-r--r--sim/testsuite/m68hc11/pass.s (renamed from sim/testsuite/sim/m68hc11/pass.s)0
-rw-r--r--sim/testsuite/m68hc11/testutils.inc (renamed from sim/testsuite/sim/m68hc11/testutils.inc)0
-rw-r--r--sim/testsuite/mcore/ChangeLog (renamed from sim/testsuite/sim/mcore/ChangeLog)0
-rw-r--r--sim/testsuite/mcore/allinsn.exp (renamed from sim/testsuite/sim/mcore/allinsn.exp)0
-rw-r--r--sim/testsuite/mcore/fail.s (renamed from sim/testsuite/sim/mcore/fail.s)0
-rw-r--r--sim/testsuite/mcore/pass.s (renamed from sim/testsuite/sim/mcore/pass.s)0
-rw-r--r--sim/testsuite/mcore/testutils.inc (renamed from sim/testsuite/sim/mcore/testutils.inc)0
-rw-r--r--sim/testsuite/microblaze/ChangeLog (renamed from sim/testsuite/sim/microblaze/ChangeLog)0
-rw-r--r--sim/testsuite/microblaze/allinsn.exp (renamed from sim/testsuite/sim/microblaze/allinsn.exp)0
-rw-r--r--sim/testsuite/microblaze/pass.s (renamed from sim/testsuite/sim/microblaze/pass.s)0
-rw-r--r--sim/testsuite/microblaze/testutils.inc (renamed from sim/testsuite/sim/microblaze/testutils.inc)0
-rw-r--r--sim/testsuite/mips/ChangeLog (renamed from sim/testsuite/sim/mips/ChangeLog)0
-rw-r--r--sim/testsuite/mips/basic.exp (renamed from sim/testsuite/sim/mips/basic.exp)0
-rw-r--r--sim/testsuite/mips/fpu64-ps-sb1.s (renamed from sim/testsuite/sim/mips/fpu64-ps-sb1.s)0
-rw-r--r--sim/testsuite/mips/fpu64-ps.s (renamed from sim/testsuite/sim/mips/fpu64-ps.s)0
-rw-r--r--sim/testsuite/mips/hilo-hazard-1.s (renamed from sim/testsuite/sim/mips/hilo-hazard-1.s)0
-rw-r--r--sim/testsuite/mips/hilo-hazard-2.s (renamed from sim/testsuite/sim/mips/hilo-hazard-2.s)0
-rw-r--r--sim/testsuite/mips/hilo-hazard-3.s (renamed from sim/testsuite/sim/mips/hilo-hazard-3.s)0
-rw-r--r--sim/testsuite/mips/hilo-hazard-4.s (renamed from sim/testsuite/sim/mips/hilo-hazard-4.s)0
-rw-r--r--sim/testsuite/mips/mdmx-ob-sb1.s (renamed from sim/testsuite/sim/mips/mdmx-ob-sb1.s)0
-rw-r--r--sim/testsuite/mips/mdmx-ob.s (renamed from sim/testsuite/sim/mips/mdmx-ob.s)0
-rw-r--r--sim/testsuite/mips/mips32-dsp.s (renamed from sim/testsuite/sim/mips/mips32-dsp.s)0
-rw-r--r--sim/testsuite/mips/mips32-dsp2.s (renamed from sim/testsuite/sim/mips/mips32-dsp2.s)0
-rw-r--r--sim/testsuite/mips/sanity.s (renamed from sim/testsuite/sim/mips/sanity.s)0
-rw-r--r--sim/testsuite/mips/testutils.inc (renamed from sim/testsuite/sim/mips/testutils.inc)0
-rw-r--r--sim/testsuite/mips/utils-dsp.inc (renamed from sim/testsuite/sim/mips/utils-dsp.inc)0
-rw-r--r--sim/testsuite/mips/utils-fpu.inc (renamed from sim/testsuite/sim/mips/utils-fpu.inc)0
-rw-r--r--sim/testsuite/mips/utils-mdmx.inc (renamed from sim/testsuite/sim/mips/utils-mdmx.inc)0
-rw-r--r--sim/testsuite/mn10300/ChangeLog (renamed from sim/testsuite/sim/mn10300/ChangeLog)0
-rw-r--r--sim/testsuite/mn10300/allinsn.exp (renamed from sim/testsuite/sim/mn10300/allinsn.exp)0
-rw-r--r--sim/testsuite/mn10300/pass.s (renamed from sim/testsuite/sim/mn10300/pass.s)0
-rw-r--r--sim/testsuite/mn10300/testutils.inc (renamed from sim/testsuite/sim/mn10300/testutils.inc)0
-rw-r--r--sim/testsuite/moxie/ChangeLog (renamed from sim/testsuite/sim/moxie/ChangeLog)0
-rw-r--r--sim/testsuite/moxie/allinsn.exp (renamed from sim/testsuite/sim/moxie/allinsn.exp)0
-rw-r--r--sim/testsuite/moxie/pass.s (renamed from sim/testsuite/sim/moxie/pass.s)0
-rw-r--r--sim/testsuite/moxie/testutils.inc (renamed from sim/testsuite/sim/moxie/testutils.inc)0
-rw-r--r--sim/testsuite/msp430/ChangeLog (renamed from sim/testsuite/sim/msp430/ChangeLog)0
-rw-r--r--sim/testsuite/msp430/add.s (renamed from sim/testsuite/sim/msp430/add.s)0
-rw-r--r--sim/testsuite/msp430/allinsn.exp (renamed from sim/testsuite/sim/msp430/allinsn.exp)0
-rw-r--r--sim/testsuite/msp430/mpyull_hwmult.s (renamed from sim/testsuite/sim/msp430/mpyull_hwmult.s)0
-rw-r--r--sim/testsuite/msp430/rrux.s (renamed from sim/testsuite/sim/msp430/rrux.s)0
-rw-r--r--sim/testsuite/msp430/testutils.inc (renamed from sim/testsuite/sim/msp430/testutils.inc)0
-rw-r--r--sim/testsuite/or1k/ChangeLog (renamed from sim/testsuite/sim/or1k/ChangeLog)0
-rw-r--r--sim/testsuite/or1k/add.S (renamed from sim/testsuite/sim/or1k/add.S)0
-rw-r--r--sim/testsuite/or1k/adrp.S (renamed from sim/testsuite/sim/or1k/adrp.S)0
-rw-r--r--sim/testsuite/or1k/alltests.exp (renamed from sim/testsuite/sim/or1k/alltests.exp)0
-rw-r--r--sim/testsuite/or1k/and.S (renamed from sim/testsuite/sim/or1k/and.S)0
-rw-r--r--sim/testsuite/or1k/basic.S (renamed from sim/testsuite/sim/or1k/basic.S)0
-rw-r--r--sim/testsuite/or1k/div.S (renamed from sim/testsuite/sim/or1k/div.S)0
-rw-r--r--sim/testsuite/or1k/ext.S (renamed from sim/testsuite/sim/or1k/ext.S)0
-rw-r--r--sim/testsuite/or1k/find.S (renamed from sim/testsuite/sim/or1k/find.S)0
-rw-r--r--sim/testsuite/or1k/flag.S (renamed from sim/testsuite/sim/or1k/flag.S)0
-rw-r--r--sim/testsuite/or1k/fpu-unordered.S (renamed from sim/testsuite/sim/or1k/fpu-unordered.S)0
-rw-r--r--sim/testsuite/or1k/fpu.S (renamed from sim/testsuite/sim/or1k/fpu.S)0
-rw-r--r--sim/testsuite/or1k/fpu64a32-unordered.S (renamed from sim/testsuite/sim/or1k/fpu64a32-unordered.S)0
-rw-r--r--sim/testsuite/or1k/fpu64a32.S (renamed from sim/testsuite/sim/or1k/fpu64a32.S)0
-rw-r--r--sim/testsuite/or1k/jump.S (renamed from sim/testsuite/sim/or1k/jump.S)0
-rw-r--r--sim/testsuite/or1k/load.S (renamed from sim/testsuite/sim/or1k/load.S)0
-rw-r--r--sim/testsuite/or1k/mac.S (renamed from sim/testsuite/sim/or1k/mac.S)0
-rw-r--r--sim/testsuite/or1k/mfspr.S (renamed from sim/testsuite/sim/or1k/mfspr.S)0
-rw-r--r--sim/testsuite/or1k/mul.S (renamed from sim/testsuite/sim/or1k/mul.S)0
-rw-r--r--sim/testsuite/or1k/or.S (renamed from sim/testsuite/sim/or1k/or.S)0
-rw-r--r--sim/testsuite/or1k/or1k-asm-test-env.h (renamed from sim/testsuite/sim/or1k/or1k-asm-test-env.h)0
-rw-r--r--sim/testsuite/or1k/or1k-asm-test-helpers.h (renamed from sim/testsuite/sim/or1k/or1k-asm-test-helpers.h)0
-rw-r--r--sim/testsuite/or1k/or1k-asm-test.h (renamed from sim/testsuite/sim/or1k/or1k-asm-test.h)0
-rw-r--r--sim/testsuite/or1k/or1k-asm.h (renamed from sim/testsuite/sim/or1k/or1k-asm.h)0
-rw-r--r--sim/testsuite/or1k/or1k-test.ld (renamed from sim/testsuite/sim/or1k/or1k-test.ld)0
-rw-r--r--sim/testsuite/or1k/ror.S (renamed from sim/testsuite/sim/or1k/ror.S)0
-rw-r--r--sim/testsuite/or1k/shift.S (renamed from sim/testsuite/sim/or1k/shift.S)0
-rw-r--r--sim/testsuite/or1k/spr-defs.h (renamed from sim/testsuite/sim/or1k/spr-defs.h)0
-rw-r--r--sim/testsuite/or1k/sub.S (renamed from sim/testsuite/sim/or1k/sub.S)0
-rw-r--r--sim/testsuite/or1k/xor.S (renamed from sim/testsuite/sim/or1k/xor.S)0
-rw-r--r--sim/testsuite/pru/ChangeLog (renamed from sim/testsuite/sim/pru/ChangeLog)0
-rw-r--r--sim/testsuite/pru/add.s (renamed from sim/testsuite/sim/pru/add.s)0
-rw-r--r--sim/testsuite/pru/allinsn.exp (renamed from sim/testsuite/sim/pru/allinsn.exp)0
-rw-r--r--sim/testsuite/pru/dmem-zero-pass.s (renamed from sim/testsuite/sim/pru/dmem-zero-pass.s)0
-rw-r--r--sim/testsuite/pru/dmem-zero-trap.s (renamed from sim/testsuite/sim/pru/dmem-zero-trap.s)0
-rw-r--r--sim/testsuite/pru/dram.s (renamed from sim/testsuite/sim/pru/dram.s)0
-rw-r--r--sim/testsuite/pru/jmp.s (renamed from sim/testsuite/sim/pru/jmp.s)0
-rw-r--r--sim/testsuite/pru/lmbd.s (renamed from sim/testsuite/sim/pru/lmbd.s)0
-rw-r--r--sim/testsuite/pru/loop-imm.s (renamed from sim/testsuite/sim/pru/loop-imm.s)0
-rw-r--r--sim/testsuite/pru/loop-reg.s (renamed from sim/testsuite/sim/pru/loop-reg.s)0
-rw-r--r--sim/testsuite/pru/mul.s (renamed from sim/testsuite/sim/pru/mul.s)0
-rw-r--r--sim/testsuite/pru/subreg.s (renamed from sim/testsuite/sim/pru/subreg.s)0
-rw-r--r--sim/testsuite/pru/testutils.inc (renamed from sim/testsuite/sim/pru/testutils.inc)0
-rw-r--r--sim/testsuite/sh/ChangeLog (renamed from sim/testsuite/sim/sh/ChangeLog)0
-rw-r--r--sim/testsuite/sh/add.s (renamed from sim/testsuite/sim/sh/add.s)0
-rw-r--r--sim/testsuite/sh/allinsn.exp (renamed from sim/testsuite/sim/sh/allinsn.exp)0
-rw-r--r--sim/testsuite/sh/and.s (renamed from sim/testsuite/sim/sh/and.s)0
-rw-r--r--sim/testsuite/sh/bandor.s (renamed from sim/testsuite/sim/sh/bandor.s)0
-rw-r--r--sim/testsuite/sh/bandornot.s (renamed from sim/testsuite/sim/sh/bandornot.s)0
-rw-r--r--sim/testsuite/sh/bclr.s (renamed from sim/testsuite/sim/sh/bclr.s)0
-rw-r--r--sim/testsuite/sh/bld.s (renamed from sim/testsuite/sim/sh/bld.s)0
-rw-r--r--sim/testsuite/sh/bldnot.s (renamed from sim/testsuite/sim/sh/bldnot.s)0
-rw-r--r--sim/testsuite/sh/bset.s (renamed from sim/testsuite/sim/sh/bset.s)0
-rw-r--r--sim/testsuite/sh/bst.s (renamed from sim/testsuite/sim/sh/bst.s)0
-rw-r--r--sim/testsuite/sh/bxor.s (renamed from sim/testsuite/sim/sh/bxor.s)0
-rw-r--r--sim/testsuite/sh/clip.s (renamed from sim/testsuite/sim/sh/clip.s)0
-rw-r--r--sim/testsuite/sh/div.s (renamed from sim/testsuite/sim/sh/div.s)0
-rw-r--r--sim/testsuite/sh/dmxy.s (renamed from sim/testsuite/sim/sh/dmxy.s)0
-rw-r--r--sim/testsuite/sh/fabs.s (renamed from sim/testsuite/sim/sh/fabs.s)0
-rw-r--r--sim/testsuite/sh/fadd.s (renamed from sim/testsuite/sim/sh/fadd.s)0
-rw-r--r--sim/testsuite/sh/fail.s (renamed from sim/testsuite/sim/sh/fail.s)0
-rw-r--r--sim/testsuite/sh/fcmpeq.s (renamed from sim/testsuite/sim/sh/fcmpeq.s)0
-rw-r--r--sim/testsuite/sh/fcmpgt.s (renamed from sim/testsuite/sim/sh/fcmpgt.s)0
-rw-r--r--sim/testsuite/sh/fcnvds.s (renamed from sim/testsuite/sim/sh/fcnvds.s)0
-rw-r--r--sim/testsuite/sh/fcnvsd.s (renamed from sim/testsuite/sim/sh/fcnvsd.s)0
-rw-r--r--sim/testsuite/sh/fdiv.s (renamed from sim/testsuite/sim/sh/fdiv.s)0
-rw-r--r--sim/testsuite/sh/fipr.s (renamed from sim/testsuite/sim/sh/fipr.s)0
-rw-r--r--sim/testsuite/sh/fldi0.s (renamed from sim/testsuite/sim/sh/fldi0.s)0
-rw-r--r--sim/testsuite/sh/fldi1.s (renamed from sim/testsuite/sim/sh/fldi1.s)0
-rw-r--r--sim/testsuite/sh/flds.s (renamed from sim/testsuite/sim/sh/flds.s)0
-rw-r--r--sim/testsuite/sh/float.s (renamed from sim/testsuite/sim/sh/float.s)0
-rw-r--r--sim/testsuite/sh/fmac.s (renamed from sim/testsuite/sim/sh/fmac.s)0
-rw-r--r--sim/testsuite/sh/fmov.s (renamed from sim/testsuite/sim/sh/fmov.s)0
-rw-r--r--sim/testsuite/sh/fmul.s (renamed from sim/testsuite/sim/sh/fmul.s)0
-rw-r--r--sim/testsuite/sh/fneg.s (renamed from sim/testsuite/sim/sh/fneg.s)0
-rw-r--r--sim/testsuite/sh/fpchg.s (renamed from sim/testsuite/sim/sh/fpchg.s)0
-rw-r--r--sim/testsuite/sh/frchg.s (renamed from sim/testsuite/sim/sh/frchg.s)0
-rw-r--r--sim/testsuite/sh/fsca.s (renamed from sim/testsuite/sim/sh/fsca.s)0
-rw-r--r--sim/testsuite/sh/fschg.s (renamed from sim/testsuite/sim/sh/fschg.s)0
-rw-r--r--sim/testsuite/sh/fsqrt.s (renamed from sim/testsuite/sim/sh/fsqrt.s)0
-rw-r--r--sim/testsuite/sh/fsrra.s (renamed from sim/testsuite/sim/sh/fsrra.s)0
-rw-r--r--sim/testsuite/sh/fsub.s (renamed from sim/testsuite/sim/sh/fsub.s)0
-rw-r--r--sim/testsuite/sh/ftrc.s (renamed from sim/testsuite/sim/sh/ftrc.s)0
-rw-r--r--sim/testsuite/sh/ldrc.s (renamed from sim/testsuite/sim/sh/ldrc.s)0
-rw-r--r--sim/testsuite/sh/loop.s (renamed from sim/testsuite/sim/sh/loop.s)0
-rw-r--r--sim/testsuite/sh/macl.s (renamed from sim/testsuite/sim/sh/macl.s)0
-rw-r--r--sim/testsuite/sh/macw.s (renamed from sim/testsuite/sim/sh/macw.s)0
-rw-r--r--sim/testsuite/sh/mov.s (renamed from sim/testsuite/sim/sh/mov.s)0
-rw-r--r--sim/testsuite/sh/movi.s (renamed from sim/testsuite/sim/sh/movi.s)0
-rw-r--r--sim/testsuite/sh/movli.s (renamed from sim/testsuite/sim/sh/movli.s)0
-rw-r--r--sim/testsuite/sh/movua.s (renamed from sim/testsuite/sim/sh/movua.s)0
-rw-r--r--sim/testsuite/sh/movxy.s (renamed from sim/testsuite/sim/sh/movxy.s)0
-rw-r--r--sim/testsuite/sh/mulr.s (renamed from sim/testsuite/sim/sh/mulr.s)0
-rw-r--r--sim/testsuite/sh/pabs.s (renamed from sim/testsuite/sim/sh/pabs.s)0
-rw-r--r--sim/testsuite/sh/padd.s (renamed from sim/testsuite/sim/sh/padd.s)0
-rw-r--r--sim/testsuite/sh/paddc.s (renamed from sim/testsuite/sim/sh/paddc.s)0
-rw-r--r--sim/testsuite/sh/pand.s (renamed from sim/testsuite/sim/sh/pand.s)0
-rw-r--r--sim/testsuite/sh/pass.s (renamed from sim/testsuite/sim/sh/pass.s)0
-rw-r--r--sim/testsuite/sh/pclr.s (renamed from sim/testsuite/sim/sh/pclr.s)0
-rw-r--r--sim/testsuite/sh/pdec.s (renamed from sim/testsuite/sim/sh/pdec.s)0
-rw-r--r--sim/testsuite/sh/pdmsb.s (renamed from sim/testsuite/sim/sh/pdmsb.s)0
-rw-r--r--sim/testsuite/sh/pinc.s (renamed from sim/testsuite/sim/sh/pinc.s)0
-rw-r--r--sim/testsuite/sh/pmuls.s (renamed from sim/testsuite/sim/sh/pmuls.s)0
-rw-r--r--sim/testsuite/sh/prnd.s (renamed from sim/testsuite/sim/sh/prnd.s)0
-rw-r--r--sim/testsuite/sh/pshai.s (renamed from sim/testsuite/sim/sh/pshai.s)0
-rw-r--r--sim/testsuite/sh/pshar.s (renamed from sim/testsuite/sim/sh/pshar.s)0
-rw-r--r--sim/testsuite/sh/pshli.s (renamed from sim/testsuite/sim/sh/pshli.s)0
-rw-r--r--sim/testsuite/sh/pshlr.s (renamed from sim/testsuite/sim/sh/pshlr.s)0
-rw-r--r--sim/testsuite/sh/psub.s (renamed from sim/testsuite/sim/sh/psub.s)0
-rw-r--r--sim/testsuite/sh/pswap.s (renamed from sim/testsuite/sim/sh/pswap.s)0
-rw-r--r--sim/testsuite/sh/pushpop.s (renamed from sim/testsuite/sim/sh/pushpop.s)0
-rw-r--r--sim/testsuite/sh/resbank.s (renamed from sim/testsuite/sim/sh/resbank.s)0
-rw-r--r--sim/testsuite/sh/sett.s (renamed from sim/testsuite/sim/sh/sett.s)0
-rw-r--r--sim/testsuite/sh/shll.s (renamed from sim/testsuite/sim/sh/shll.s)0
-rw-r--r--sim/testsuite/sh/shll16.s (renamed from sim/testsuite/sim/sh/shll16.s)0
-rw-r--r--sim/testsuite/sh/shll2.s (renamed from sim/testsuite/sim/sh/shll2.s)0
-rw-r--r--sim/testsuite/sh/shll8.s (renamed from sim/testsuite/sim/sh/shll8.s)0
-rw-r--r--sim/testsuite/sh/shlr.s (renamed from sim/testsuite/sim/sh/shlr.s)0
-rw-r--r--sim/testsuite/sh/shlr16.s (renamed from sim/testsuite/sim/sh/shlr16.s)0
-rw-r--r--sim/testsuite/sh/shlr2.s (renamed from sim/testsuite/sim/sh/shlr2.s)0
-rw-r--r--sim/testsuite/sh/shlr8.s (renamed from sim/testsuite/sim/sh/shlr8.s)0
-rw-r--r--sim/testsuite/sh/swap.s (renamed from sim/testsuite/sim/sh/swap.s)0
-rw-r--r--sim/testsuite/sh/testutils.inc (renamed from sim/testsuite/sim/sh/testutils.inc)0
-rw-r--r--sim/testsuite/v850/ChangeLog (renamed from sim/testsuite/sim/v850/ChangeLog)0
-rw-r--r--sim/testsuite/v850/allinsns.exp (renamed from sim/testsuite/sim/v850/allinsns.exp)0
-rw-r--r--sim/testsuite/v850/bsh.cgs (renamed from sim/testsuite/sim/v850/bsh.cgs)0
-rw-r--r--sim/testsuite/v850/div.cgs (renamed from sim/testsuite/sim/v850/div.cgs)0
-rw-r--r--sim/testsuite/v850/divh.cgs (renamed from sim/testsuite/sim/v850/divh.cgs)0
-rw-r--r--sim/testsuite/v850/divh_3.cgs (renamed from sim/testsuite/sim/v850/divh_3.cgs)0
-rw-r--r--sim/testsuite/v850/divhu.cgs (renamed from sim/testsuite/sim/v850/divhu.cgs)0
-rw-r--r--sim/testsuite/v850/divu.cgs (renamed from sim/testsuite/sim/v850/divu.cgs)0
-rw-r--r--sim/testsuite/v850/sar.cgs (renamed from sim/testsuite/sim/v850/sar.cgs)0
-rw-r--r--sim/testsuite/v850/satadd.cgs (renamed from sim/testsuite/sim/v850/satadd.cgs)0
-rw-r--r--sim/testsuite/v850/satsub.cgs (renamed from sim/testsuite/sim/v850/satsub.cgs)0
-rw-r--r--sim/testsuite/v850/satsubi.cgs (renamed from sim/testsuite/sim/v850/satsubi.cgs)0
-rw-r--r--sim/testsuite/v850/satsubr.cgs (renamed from sim/testsuite/sim/v850/satsubr.cgs)0
-rw-r--r--sim/testsuite/v850/shl.cgs (renamed from sim/testsuite/sim/v850/shl.cgs)0
-rw-r--r--sim/testsuite/v850/shr.cgs (renamed from sim/testsuite/sim/v850/shr.cgs)0
-rw-r--r--sim/testsuite/v850/testutils.cgs (renamed from sim/testsuite/sim/v850/testutils.cgs)0
-rw-r--r--sim/testsuite/v850/testutils.inc (renamed from sim/testsuite/sim/v850/testutils.inc)0
2860 files changed, 5 insertions, 1 deletions
diff --git a/sim/testsuite/ChangeLog b/sim/testsuite/ChangeLog
index fc5806e36b6..4271705fb30 100644
--- a/sim/testsuite/ChangeLog
+++ b/sim/testsuite/ChangeLog
@@ -1,5 +1,10 @@
2021-01-15 Mike Frysinger <vapier@gentoo.org>
+ * Makefile.in (site.exp): Delete tool setting.
+ * sim/*/: Move subdirs up a directory.
+
+2021-01-15 Mike Frysinger <vapier@gentoo.org>
+
* configure, configure.ac: Delete.
* Makefile.in (Makefile, config.status): Switch to ../config.status.
diff --git a/sim/testsuite/Makefile.in b/sim/testsuite/Makefile.in
index 1f75db6a553..1e4604cea68 100644
--- a/sim/testsuite/Makefile.in
+++ b/sim/testsuite/Makefile.in
@@ -127,7 +127,6 @@ site.exp: Makefile
@echo '## these variables are automatically generated by make ##' > $@-t
@echo '# Do not edit here. If you wish to override these values' >> $@-t
@echo '# edit the last section' >> $@-t
- @echo 'set tool sim' >> $@-t
@echo 'set srcdir $(srcdir)' >> $@-t
@echo 'set objdir' `pwd` >> $@-t
@echo 'set arch $(arch)' >> $@-t
diff --git a/sim/testsuite/sim/aarch64/ChangeLog b/sim/testsuite/aarch64/ChangeLog
index f4671da3563..f4671da3563 100644
--- a/sim/testsuite/sim/aarch64/ChangeLog
+++ b/sim/testsuite/aarch64/ChangeLog
diff --git a/sim/testsuite/sim/aarch64/adds.s b/sim/testsuite/aarch64/adds.s
index fdea5a7e192..fdea5a7e192 100644
--- a/sim/testsuite/sim/aarch64/adds.s
+++ b/sim/testsuite/aarch64/adds.s
diff --git a/sim/testsuite/sim/aarch64/addv.s b/sim/testsuite/aarch64/addv.s
index 4da8935d37f..4da8935d37f 100644
--- a/sim/testsuite/sim/aarch64/addv.s
+++ b/sim/testsuite/aarch64/addv.s
diff --git a/sim/testsuite/sim/aarch64/allinsn.exp b/sim/testsuite/aarch64/allinsn.exp
index 54d64784c23..54d64784c23 100644
--- a/sim/testsuite/sim/aarch64/allinsn.exp
+++ b/sim/testsuite/aarch64/allinsn.exp
diff --git a/sim/testsuite/sim/aarch64/bit.s b/sim/testsuite/aarch64/bit.s
index 01a1d4e4246..01a1d4e4246 100644
--- a/sim/testsuite/sim/aarch64/bit.s
+++ b/sim/testsuite/aarch64/bit.s
diff --git a/sim/testsuite/sim/aarch64/cmtst.s b/sim/testsuite/aarch64/cmtst.s
index 7e6a4c31775..7e6a4c31775 100644
--- a/sim/testsuite/sim/aarch64/cmtst.s
+++ b/sim/testsuite/aarch64/cmtst.s
diff --git a/sim/testsuite/sim/aarch64/cnt.s b/sim/testsuite/aarch64/cnt.s
index b4be2e3b624..b4be2e3b624 100644
--- a/sim/testsuite/sim/aarch64/cnt.s
+++ b/sim/testsuite/aarch64/cnt.s
diff --git a/sim/testsuite/sim/aarch64/fcmXX.s b/sim/testsuite/aarch64/fcmXX.s
index cc1a2a910fb..cc1a2a910fb 100644
--- a/sim/testsuite/sim/aarch64/fcmXX.s
+++ b/sim/testsuite/aarch64/fcmXX.s
diff --git a/sim/testsuite/sim/aarch64/fcmp.s b/sim/testsuite/aarch64/fcmp.s
index fd826c4873d..fd826c4873d 100644
--- a/sim/testsuite/sim/aarch64/fcmp.s
+++ b/sim/testsuite/aarch64/fcmp.s
diff --git a/sim/testsuite/sim/aarch64/fcsel.s b/sim/testsuite/aarch64/fcsel.s
index 5b8443c04df..5b8443c04df 100644
--- a/sim/testsuite/sim/aarch64/fcsel.s
+++ b/sim/testsuite/aarch64/fcsel.s
diff --git a/sim/testsuite/sim/aarch64/fcvtl.s b/sim/testsuite/aarch64/fcvtl.s
index 8febc08673f..8febc08673f 100644
--- a/sim/testsuite/sim/aarch64/fcvtl.s
+++ b/sim/testsuite/aarch64/fcvtl.s
diff --git a/sim/testsuite/sim/aarch64/fcvtz.s b/sim/testsuite/aarch64/fcvtz.s
index 311fc2e473b..311fc2e473b 100644
--- a/sim/testsuite/sim/aarch64/fcvtz.s
+++ b/sim/testsuite/aarch64/fcvtz.s
diff --git a/sim/testsuite/sim/aarch64/fminnm.s b/sim/testsuite/aarch64/fminnm.s
index 43ccd7c4769..43ccd7c4769 100644
--- a/sim/testsuite/sim/aarch64/fminnm.s
+++ b/sim/testsuite/aarch64/fminnm.s
diff --git a/sim/testsuite/sim/aarch64/fstur.s b/sim/testsuite/aarch64/fstur.s
index 80e5c67abe0..80e5c67abe0 100644
--- a/sim/testsuite/sim/aarch64/fstur.s
+++ b/sim/testsuite/aarch64/fstur.s
diff --git a/sim/testsuite/sim/aarch64/ldn_multiple.s b/sim/testsuite/aarch64/ldn_multiple.s
index 285ef7e1471..285ef7e1471 100644
--- a/sim/testsuite/sim/aarch64/ldn_multiple.s
+++ b/sim/testsuite/aarch64/ldn_multiple.s
diff --git a/sim/testsuite/sim/aarch64/ldn_single.s b/sim/testsuite/aarch64/ldn_single.s
index 9681520550c..9681520550c 100644
--- a/sim/testsuite/sim/aarch64/ldn_single.s
+++ b/sim/testsuite/aarch64/ldn_single.s
diff --git a/sim/testsuite/sim/aarch64/ldnr.s b/sim/testsuite/aarch64/ldnr.s
index 7126c468cfa..7126c468cfa 100644
--- a/sim/testsuite/sim/aarch64/ldnr.s
+++ b/sim/testsuite/aarch64/ldnr.s
diff --git a/sim/testsuite/sim/aarch64/mla.s b/sim/testsuite/aarch64/mla.s
index e3ea836f249..e3ea836f249 100644
--- a/sim/testsuite/sim/aarch64/mla.s
+++ b/sim/testsuite/aarch64/mla.s
diff --git a/sim/testsuite/sim/aarch64/mls.s b/sim/testsuite/aarch64/mls.s
index 5c9e2256d54..5c9e2256d54 100644
--- a/sim/testsuite/sim/aarch64/mls.s
+++ b/sim/testsuite/aarch64/mls.s
diff --git a/sim/testsuite/sim/aarch64/mul.s b/sim/testsuite/aarch64/mul.s
index 783dba7f6f5..783dba7f6f5 100644
--- a/sim/testsuite/sim/aarch64/mul.s
+++ b/sim/testsuite/aarch64/mul.s
diff --git a/sim/testsuite/sim/aarch64/pass.s b/sim/testsuite/aarch64/pass.s
index 7ce7de5d795..7ce7de5d795 100644
--- a/sim/testsuite/sim/aarch64/pass.s
+++ b/sim/testsuite/aarch64/pass.s
diff --git a/sim/testsuite/sim/aarch64/stn_multiple.s b/sim/testsuite/aarch64/stn_multiple.s
index 1a3f24d3891..1a3f24d3891 100644
--- a/sim/testsuite/sim/aarch64/stn_multiple.s
+++ b/sim/testsuite/aarch64/stn_multiple.s
diff --git a/sim/testsuite/sim/aarch64/stn_single.s b/sim/testsuite/aarch64/stn_single.s
index a24b084f010..a24b084f010 100644
--- a/sim/testsuite/sim/aarch64/stn_single.s
+++ b/sim/testsuite/aarch64/stn_single.s
diff --git a/sim/testsuite/sim/aarch64/sumov.s b/sim/testsuite/aarch64/sumov.s
index 7180c6abd76..7180c6abd76 100644
--- a/sim/testsuite/sim/aarch64/sumov.s
+++ b/sim/testsuite/aarch64/sumov.s
diff --git a/sim/testsuite/sim/aarch64/sumulh.s b/sim/testsuite/aarch64/sumulh.s
index d75e0c64e1d..d75e0c64e1d 100644
--- a/sim/testsuite/sim/aarch64/sumulh.s
+++ b/sim/testsuite/aarch64/sumulh.s
diff --git a/sim/testsuite/sim/aarch64/tbnz.s b/sim/testsuite/aarch64/tbnz.s
index 2416101ccb4..2416101ccb4 100644
--- a/sim/testsuite/sim/aarch64/tbnz.s
+++ b/sim/testsuite/aarch64/tbnz.s
diff --git a/sim/testsuite/sim/aarch64/testutils.inc b/sim/testsuite/aarch64/testutils.inc
index 1fc9bc88b10..1fc9bc88b10 100644
--- a/sim/testsuite/sim/aarch64/testutils.inc
+++ b/sim/testsuite/aarch64/testutils.inc
diff --git a/sim/testsuite/sim/aarch64/uzp.s b/sim/testsuite/aarch64/uzp.s
index 851005e5b1b..851005e5b1b 100644
--- a/sim/testsuite/sim/aarch64/uzp.s
+++ b/sim/testsuite/aarch64/uzp.s
diff --git a/sim/testsuite/sim/aarch64/xtl.s b/sim/testsuite/aarch64/xtl.s
index 16ef892b54b..16ef892b54b 100644
--- a/sim/testsuite/sim/aarch64/xtl.s
+++ b/sim/testsuite/aarch64/xtl.s
diff --git a/sim/testsuite/sim/aarch64/xtn.s b/sim/testsuite/aarch64/xtn.s
index de369f7c0f5..de369f7c0f5 100644
--- a/sim/testsuite/sim/aarch64/xtn.s
+++ b/sim/testsuite/aarch64/xtn.s
diff --git a/sim/testsuite/sim/arm/ChangeLog b/sim/testsuite/arm/ChangeLog
index 1237d81fe67..1237d81fe67 100644
--- a/sim/testsuite/sim/arm/ChangeLog
+++ b/sim/testsuite/arm/ChangeLog
diff --git a/sim/testsuite/sim/arm/adc.cgs b/sim/testsuite/arm/adc.cgs
index b6659a1b675..b6659a1b675 100644
--- a/sim/testsuite/sim/arm/adc.cgs
+++ b/sim/testsuite/arm/adc.cgs
diff --git a/sim/testsuite/sim/arm/add.cgs b/sim/testsuite/arm/add.cgs
index eba32e0550c..eba32e0550c 100644
--- a/sim/testsuite/sim/arm/add.cgs
+++ b/sim/testsuite/arm/add.cgs
diff --git a/sim/testsuite/sim/arm/allinsn.exp b/sim/testsuite/arm/allinsn.exp
index 9752da615ac..9752da615ac 100644
--- a/sim/testsuite/sim/arm/allinsn.exp
+++ b/sim/testsuite/arm/allinsn.exp
diff --git a/sim/testsuite/sim/arm/and.cgs b/sim/testsuite/arm/and.cgs
index cd8f0036fdd..cd8f0036fdd 100644
--- a/sim/testsuite/sim/arm/and.cgs
+++ b/sim/testsuite/arm/and.cgs
diff --git a/sim/testsuite/sim/arm/b.cgs b/sim/testsuite/arm/b.cgs
index 414b96398a2..414b96398a2 100644
--- a/sim/testsuite/sim/arm/b.cgs
+++ b/sim/testsuite/arm/b.cgs
diff --git a/sim/testsuite/sim/arm/bic.cgs b/sim/testsuite/arm/bic.cgs
index 37a9b6cd4a6..37a9b6cd4a6 100644
--- a/sim/testsuite/sim/arm/bic.cgs
+++ b/sim/testsuite/arm/bic.cgs
diff --git a/sim/testsuite/sim/arm/bl.cgs b/sim/testsuite/arm/bl.cgs
index fbc7ef5021b..fbc7ef5021b 100644
--- a/sim/testsuite/sim/arm/bl.cgs
+++ b/sim/testsuite/arm/bl.cgs
diff --git a/sim/testsuite/sim/arm/bx.cgs b/sim/testsuite/arm/bx.cgs
index 4c18af4cd4f..4c18af4cd4f 100644
--- a/sim/testsuite/sim/arm/bx.cgs
+++ b/sim/testsuite/arm/bx.cgs
diff --git a/sim/testsuite/sim/arm/cmn.cgs b/sim/testsuite/arm/cmn.cgs
index 1829fc75c4a..1829fc75c4a 100644
--- a/sim/testsuite/sim/arm/cmn.cgs
+++ b/sim/testsuite/arm/cmn.cgs
diff --git a/sim/testsuite/sim/arm/cmp.cgs b/sim/testsuite/arm/cmp.cgs
index ab9dd59fdc3..ab9dd59fdc3 100644
--- a/sim/testsuite/sim/arm/cmp.cgs
+++ b/sim/testsuite/arm/cmp.cgs
diff --git a/sim/testsuite/sim/arm/eor.cgs b/sim/testsuite/arm/eor.cgs
index 5bbb1c6d0cc..5bbb1c6d0cc 100644
--- a/sim/testsuite/sim/arm/eor.cgs
+++ b/sim/testsuite/arm/eor.cgs
diff --git a/sim/testsuite/sim/arm/hello.ms b/sim/testsuite/arm/hello.ms
index b063c296d25..b063c296d25 100644
--- a/sim/testsuite/sim/arm/hello.ms
+++ b/sim/testsuite/arm/hello.ms
diff --git a/sim/testsuite/sim/arm/iwmmxt/iwmmxt.exp b/sim/testsuite/arm/iwmmxt/iwmmxt.exp
index 4def69031a9..4def69031a9 100644
--- a/sim/testsuite/sim/arm/iwmmxt/iwmmxt.exp
+++ b/sim/testsuite/arm/iwmmxt/iwmmxt.exp
diff --git a/sim/testsuite/sim/arm/iwmmxt/tbcst.cgs b/sim/testsuite/arm/iwmmxt/tbcst.cgs
index b7138df982f..b7138df982f 100644
--- a/sim/testsuite/sim/arm/iwmmxt/tbcst.cgs
+++ b/sim/testsuite/arm/iwmmxt/tbcst.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/testutils.inc b/sim/testsuite/arm/iwmmxt/testutils.inc
index ae49db8820a..ae49db8820a 100644
--- a/sim/testsuite/sim/arm/iwmmxt/testutils.inc
+++ b/sim/testsuite/arm/iwmmxt/testutils.inc
diff --git a/sim/testsuite/sim/arm/iwmmxt/textrm.cgs b/sim/testsuite/arm/iwmmxt/textrm.cgs
index fb3dc94948f..fb3dc94948f 100644
--- a/sim/testsuite/sim/arm/iwmmxt/textrm.cgs
+++ b/sim/testsuite/arm/iwmmxt/textrm.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/tinsr.cgs b/sim/testsuite/arm/iwmmxt/tinsr.cgs
index f457b19047f..f457b19047f 100644
--- a/sim/testsuite/sim/arm/iwmmxt/tinsr.cgs
+++ b/sim/testsuite/arm/iwmmxt/tinsr.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/tmia.cgs b/sim/testsuite/arm/iwmmxt/tmia.cgs
index 0b0da66dbf6..0b0da66dbf6 100644
--- a/sim/testsuite/sim/arm/iwmmxt/tmia.cgs
+++ b/sim/testsuite/arm/iwmmxt/tmia.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/tmiaph.cgs b/sim/testsuite/arm/iwmmxt/tmiaph.cgs
index 3778b0abf48..3778b0abf48 100644
--- a/sim/testsuite/sim/arm/iwmmxt/tmiaph.cgs
+++ b/sim/testsuite/arm/iwmmxt/tmiaph.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/tmiaxy.cgs b/sim/testsuite/arm/iwmmxt/tmiaxy.cgs
index e7a7b732381..e7a7b732381 100644
--- a/sim/testsuite/sim/arm/iwmmxt/tmiaxy.cgs
+++ b/sim/testsuite/arm/iwmmxt/tmiaxy.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/tmovmsk.cgs b/sim/testsuite/arm/iwmmxt/tmovmsk.cgs
index cfea5b7c6dc..cfea5b7c6dc 100644
--- a/sim/testsuite/sim/arm/iwmmxt/tmovmsk.cgs
+++ b/sim/testsuite/arm/iwmmxt/tmovmsk.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wacc.cgs b/sim/testsuite/arm/iwmmxt/wacc.cgs
index b3ffea13b97..b3ffea13b97 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wacc.cgs
+++ b/sim/testsuite/arm/iwmmxt/wacc.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wadd.cgs b/sim/testsuite/arm/iwmmxt/wadd.cgs
index bb4d0ab3731..bb4d0ab3731 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wadd.cgs
+++ b/sim/testsuite/arm/iwmmxt/wadd.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/waligni.cgs b/sim/testsuite/arm/iwmmxt/waligni.cgs
index dc99dae9c42..dc99dae9c42 100644
--- a/sim/testsuite/sim/arm/iwmmxt/waligni.cgs
+++ b/sim/testsuite/arm/iwmmxt/waligni.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/walignr.cgs b/sim/testsuite/arm/iwmmxt/walignr.cgs
index 85df51e8f65..85df51e8f65 100644
--- a/sim/testsuite/sim/arm/iwmmxt/walignr.cgs
+++ b/sim/testsuite/arm/iwmmxt/walignr.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wand.cgs b/sim/testsuite/arm/iwmmxt/wand.cgs
index 018383faa3b..018383faa3b 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wand.cgs
+++ b/sim/testsuite/arm/iwmmxt/wand.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wandn.cgs b/sim/testsuite/arm/iwmmxt/wandn.cgs
index f2c2305af0e..f2c2305af0e 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wandn.cgs
+++ b/sim/testsuite/arm/iwmmxt/wandn.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wavg2.cgs b/sim/testsuite/arm/iwmmxt/wavg2.cgs
index cac2c1a5ac1..cac2c1a5ac1 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wavg2.cgs
+++ b/sim/testsuite/arm/iwmmxt/wavg2.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wcmpeq.cgs b/sim/testsuite/arm/iwmmxt/wcmpeq.cgs
index 13ef3dcc85b..13ef3dcc85b 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wcmpeq.cgs
+++ b/sim/testsuite/arm/iwmmxt/wcmpeq.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs b/sim/testsuite/arm/iwmmxt/wcmpgt.cgs
index 33086c9630f..33086c9630f 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs
+++ b/sim/testsuite/arm/iwmmxt/wcmpgt.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wmac.cgs b/sim/testsuite/arm/iwmmxt/wmac.cgs
index 0857ef9ebcf..0857ef9ebcf 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wmac.cgs
+++ b/sim/testsuite/arm/iwmmxt/wmac.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wmadd.cgs b/sim/testsuite/arm/iwmmxt/wmadd.cgs
index 564b3be2ee9..564b3be2ee9 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wmadd.cgs
+++ b/sim/testsuite/arm/iwmmxt/wmadd.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wmax.cgs b/sim/testsuite/arm/iwmmxt/wmax.cgs
index 3a684ce0f59..3a684ce0f59 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wmax.cgs
+++ b/sim/testsuite/arm/iwmmxt/wmax.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wmin.cgs b/sim/testsuite/arm/iwmmxt/wmin.cgs
index 3bc1c084a25..3bc1c084a25 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wmin.cgs
+++ b/sim/testsuite/arm/iwmmxt/wmin.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wmov.cgs b/sim/testsuite/arm/iwmmxt/wmov.cgs
index e86fed616ec..e86fed616ec 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wmov.cgs
+++ b/sim/testsuite/arm/iwmmxt/wmov.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wmul.cgs b/sim/testsuite/arm/iwmmxt/wmul.cgs
index 0978b63366e..0978b63366e 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wmul.cgs
+++ b/sim/testsuite/arm/iwmmxt/wmul.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wor.cgs b/sim/testsuite/arm/iwmmxt/wor.cgs
index 48d5f53a72e..48d5f53a72e 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wor.cgs
+++ b/sim/testsuite/arm/iwmmxt/wor.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wpack.cgs b/sim/testsuite/arm/iwmmxt/wpack.cgs
index 0546bd4ecbb..0546bd4ecbb 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wpack.cgs
+++ b/sim/testsuite/arm/iwmmxt/wpack.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wror.cgs b/sim/testsuite/arm/iwmmxt/wror.cgs
index e329916e8c8..e329916e8c8 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wror.cgs
+++ b/sim/testsuite/arm/iwmmxt/wror.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wsad.cgs b/sim/testsuite/arm/iwmmxt/wsad.cgs
index 34a20cc0566..34a20cc0566 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wsad.cgs
+++ b/sim/testsuite/arm/iwmmxt/wsad.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wshufh.cgs b/sim/testsuite/arm/iwmmxt/wshufh.cgs
index d5cff1efe09..d5cff1efe09 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wshufh.cgs
+++ b/sim/testsuite/arm/iwmmxt/wshufh.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wsll.cgs b/sim/testsuite/arm/iwmmxt/wsll.cgs
index 17d7893440a..17d7893440a 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wsll.cgs
+++ b/sim/testsuite/arm/iwmmxt/wsll.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wsra.cgs b/sim/testsuite/arm/iwmmxt/wsra.cgs
index db998bb3920..db998bb3920 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wsra.cgs
+++ b/sim/testsuite/arm/iwmmxt/wsra.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wsrl.cgs b/sim/testsuite/arm/iwmmxt/wsrl.cgs
index 416a464dc1b..416a464dc1b 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wsrl.cgs
+++ b/sim/testsuite/arm/iwmmxt/wsrl.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wsub.cgs b/sim/testsuite/arm/iwmmxt/wsub.cgs
index b0e77bed6be..b0e77bed6be 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wsub.cgs
+++ b/sim/testsuite/arm/iwmmxt/wsub.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckeh.cgs b/sim/testsuite/arm/iwmmxt/wunpckeh.cgs
index 32a70f4e61f..32a70f4e61f 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wunpckeh.cgs
+++ b/sim/testsuite/arm/iwmmxt/wunpckeh.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckel.cgs b/sim/testsuite/arm/iwmmxt/wunpckel.cgs
index a6ffb4f1367..a6ffb4f1367 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wunpckel.cgs
+++ b/sim/testsuite/arm/iwmmxt/wunpckel.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckih.cgs b/sim/testsuite/arm/iwmmxt/wunpckih.cgs
index 41fed0eabab..41fed0eabab 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wunpckih.cgs
+++ b/sim/testsuite/arm/iwmmxt/wunpckih.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wunpckil.cgs b/sim/testsuite/arm/iwmmxt/wunpckil.cgs
index 7bd730044a2..7bd730044a2 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wunpckil.cgs
+++ b/sim/testsuite/arm/iwmmxt/wunpckil.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wxor.cgs b/sim/testsuite/arm/iwmmxt/wxor.cgs
index 95e1fc89111..95e1fc89111 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wxor.cgs
+++ b/sim/testsuite/arm/iwmmxt/wxor.cgs
diff --git a/sim/testsuite/sim/arm/iwmmxt/wzero.cgs b/sim/testsuite/arm/iwmmxt/wzero.cgs
index 78fa7c56443..78fa7c56443 100644
--- a/sim/testsuite/sim/arm/iwmmxt/wzero.cgs
+++ b/sim/testsuite/arm/iwmmxt/wzero.cgs
diff --git a/sim/testsuite/sim/arm/ldm.cgs b/sim/testsuite/arm/ldm.cgs
index 6831a83cd46..6831a83cd46 100644
--- a/sim/testsuite/sim/arm/ldm.cgs
+++ b/sim/testsuite/arm/ldm.cgs
diff --git a/sim/testsuite/sim/arm/ldr.cgs b/sim/testsuite/arm/ldr.cgs
index 437b68c8f54..437b68c8f54 100644
--- a/sim/testsuite/sim/arm/ldr.cgs
+++ b/sim/testsuite/arm/ldr.cgs
diff --git a/sim/testsuite/sim/arm/ldrb.cgs b/sim/testsuite/arm/ldrb.cgs
index b09880c039e..b09880c039e 100644
--- a/sim/testsuite/sim/arm/ldrb.cgs
+++ b/sim/testsuite/arm/ldrb.cgs
diff --git a/sim/testsuite/sim/arm/ldrh.cgs b/sim/testsuite/arm/ldrh.cgs
index 16a4323cf92..16a4323cf92 100644
--- a/sim/testsuite/sim/arm/ldrh.cgs
+++ b/sim/testsuite/arm/ldrh.cgs
diff --git a/sim/testsuite/sim/arm/ldrsb.cgs b/sim/testsuite/arm/ldrsb.cgs
index 4d08f4c63ac..4d08f4c63ac 100644
--- a/sim/testsuite/sim/arm/ldrsb.cgs
+++ b/sim/testsuite/arm/ldrsb.cgs
diff --git a/sim/testsuite/sim/arm/ldrsh.cgs b/sim/testsuite/arm/ldrsh.cgs
index 5a6e7c7e9d2..5a6e7c7e9d2 100644
--- a/sim/testsuite/sim/arm/ldrsh.cgs
+++ b/sim/testsuite/arm/ldrsh.cgs
diff --git a/sim/testsuite/sim/arm/misaligned1.ms b/sim/testsuite/arm/misaligned1.ms
index 69fda478493..69fda478493 100644
--- a/sim/testsuite/sim/arm/misaligned1.ms
+++ b/sim/testsuite/arm/misaligned1.ms
diff --git a/sim/testsuite/sim/arm/misaligned2.ms b/sim/testsuite/arm/misaligned2.ms
index 3a03326cc20..3a03326cc20 100644
--- a/sim/testsuite/sim/arm/misaligned2.ms
+++ b/sim/testsuite/arm/misaligned2.ms
diff --git a/sim/testsuite/sim/arm/misaligned3.ms b/sim/testsuite/arm/misaligned3.ms
index bf2d9f11922..bf2d9f11922 100644
--- a/sim/testsuite/sim/arm/misaligned3.ms
+++ b/sim/testsuite/arm/misaligned3.ms
diff --git a/sim/testsuite/sim/arm/misc.exp b/sim/testsuite/arm/misc.exp
index bc36ca87368..bc36ca87368 100644
--- a/sim/testsuite/sim/arm/misc.exp
+++ b/sim/testsuite/arm/misc.exp
diff --git a/sim/testsuite/sim/arm/mla.cgs b/sim/testsuite/arm/mla.cgs
index c82dd0cabf1..c82dd0cabf1 100644
--- a/sim/testsuite/sim/arm/mla.cgs
+++ b/sim/testsuite/arm/mla.cgs
diff --git a/sim/testsuite/sim/arm/mov.cgs b/sim/testsuite/arm/mov.cgs
index d2a83d3713c..d2a83d3713c 100644
--- a/sim/testsuite/sim/arm/mov.cgs
+++ b/sim/testsuite/arm/mov.cgs
diff --git a/sim/testsuite/sim/arm/movw-movt.ms b/sim/testsuite/arm/movw-movt.ms
index 1be815dc45f..1be815dc45f 100644
--- a/sim/testsuite/sim/arm/movw-movt.ms
+++ b/sim/testsuite/arm/movw-movt.ms
diff --git a/sim/testsuite/sim/arm/mrs.cgs b/sim/testsuite/arm/mrs.cgs
index 22c5e95af95..22c5e95af95 100644
--- a/sim/testsuite/sim/arm/mrs.cgs
+++ b/sim/testsuite/arm/mrs.cgs
diff --git a/sim/testsuite/sim/arm/msr.cgs b/sim/testsuite/arm/msr.cgs
index c79f0bd6ac8..c79f0bd6ac8 100644
--- a/sim/testsuite/sim/arm/msr.cgs
+++ b/sim/testsuite/arm/msr.cgs
diff --git a/sim/testsuite/sim/arm/mul.cgs b/sim/testsuite/arm/mul.cgs
index 4f0a9264d27..4f0a9264d27 100644
--- a/sim/testsuite/sim/arm/mul.cgs
+++ b/sim/testsuite/arm/mul.cgs
diff --git a/sim/testsuite/sim/arm/mvn.cgs b/sim/testsuite/arm/mvn.cgs
index 92fd3a45550..92fd3a45550 100644
--- a/sim/testsuite/sim/arm/mvn.cgs
+++ b/sim/testsuite/arm/mvn.cgs
diff --git a/sim/testsuite/sim/arm/orr.cgs b/sim/testsuite/arm/orr.cgs
index 3fc67adbbf3..3fc67adbbf3 100644
--- a/sim/testsuite/sim/arm/orr.cgs
+++ b/sim/testsuite/arm/orr.cgs
diff --git a/sim/testsuite/sim/arm/rsb.cgs b/sim/testsuite/arm/rsb.cgs
index 14edc350eec..14edc350eec 100644
--- a/sim/testsuite/sim/arm/rsb.cgs
+++ b/sim/testsuite/arm/rsb.cgs
diff --git a/sim/testsuite/sim/arm/rsc.cgs b/sim/testsuite/arm/rsc.cgs
index 078fbcce5d7..078fbcce5d7 100644
--- a/sim/testsuite/sim/arm/rsc.cgs
+++ b/sim/testsuite/arm/rsc.cgs
diff --git a/sim/testsuite/sim/arm/sbc.cgs b/sim/testsuite/arm/sbc.cgs
index 946270217fa..946270217fa 100644
--- a/sim/testsuite/sim/arm/sbc.cgs
+++ b/sim/testsuite/arm/sbc.cgs
diff --git a/sim/testsuite/sim/arm/smlal.cgs b/sim/testsuite/arm/smlal.cgs
index 4ad1373e351..4ad1373e351 100644
--- a/sim/testsuite/sim/arm/smlal.cgs
+++ b/sim/testsuite/arm/smlal.cgs
diff --git a/sim/testsuite/sim/arm/smull.cgs b/sim/testsuite/arm/smull.cgs
index 22e3960cf44..22e3960cf44 100644
--- a/sim/testsuite/sim/arm/smull.cgs
+++ b/sim/testsuite/arm/smull.cgs
diff --git a/sim/testsuite/sim/arm/stm.cgs b/sim/testsuite/arm/stm.cgs
index c3812163a9f..c3812163a9f 100644
--- a/sim/testsuite/sim/arm/stm.cgs
+++ b/sim/testsuite/arm/stm.cgs
diff --git a/sim/testsuite/sim/arm/str.cgs b/sim/testsuite/arm/str.cgs
index 82c683b56cc..82c683b56cc 100644
--- a/sim/testsuite/sim/arm/str.cgs
+++ b/sim/testsuite/arm/str.cgs
diff --git a/sim/testsuite/sim/arm/strb.cgs b/sim/testsuite/arm/strb.cgs
index 875a6494c94..875a6494c94 100644
--- a/sim/testsuite/sim/arm/strb.cgs
+++ b/sim/testsuite/arm/strb.cgs
diff --git a/sim/testsuite/sim/arm/strh.cgs b/sim/testsuite/arm/strh.cgs
index e111d48745a..e111d48745a 100644
--- a/sim/testsuite/sim/arm/strh.cgs
+++ b/sim/testsuite/arm/strh.cgs
diff --git a/sim/testsuite/sim/arm/sub.cgs b/sim/testsuite/arm/sub.cgs
index 50f222c4445..50f222c4445 100644
--- a/sim/testsuite/sim/arm/sub.cgs
+++ b/sim/testsuite/arm/sub.cgs
diff --git a/sim/testsuite/sim/arm/swi.cgs b/sim/testsuite/arm/swi.cgs
index 0c23d43ddb4..0c23d43ddb4 100644
--- a/sim/testsuite/sim/arm/swi.cgs
+++ b/sim/testsuite/arm/swi.cgs
diff --git a/sim/testsuite/sim/arm/swp.cgs b/sim/testsuite/arm/swp.cgs
index f965ef2ded0..f965ef2ded0 100644
--- a/sim/testsuite/sim/arm/swp.cgs
+++ b/sim/testsuite/arm/swp.cgs
diff --git a/sim/testsuite/sim/arm/swpb.cgs b/sim/testsuite/arm/swpb.cgs
index 6f8a076163f..6f8a076163f 100644
--- a/sim/testsuite/sim/arm/swpb.cgs
+++ b/sim/testsuite/arm/swpb.cgs
diff --git a/sim/testsuite/sim/arm/teq.cgs b/sim/testsuite/arm/teq.cgs
index 6c69347b62c..6c69347b62c 100644
--- a/sim/testsuite/sim/arm/teq.cgs
+++ b/sim/testsuite/arm/teq.cgs
diff --git a/sim/testsuite/sim/arm/testutils.inc b/sim/testsuite/arm/testutils.inc
index ae49db8820a..ae49db8820a 100644
--- a/sim/testsuite/sim/arm/testutils.inc
+++ b/sim/testsuite/arm/testutils.inc
diff --git a/sim/testsuite/sim/arm/thumb/adc.cgs b/sim/testsuite/arm/thumb/adc.cgs
index 58d74c178f2..58d74c178f2 100644
--- a/sim/testsuite/sim/arm/thumb/adc.cgs
+++ b/sim/testsuite/arm/thumb/adc.cgs
diff --git a/sim/testsuite/sim/arm/thumb/add-hd-hs.cgs b/sim/testsuite/arm/thumb/add-hd-hs.cgs
index 0307acc4a32..0307acc4a32 100644
--- a/sim/testsuite/sim/arm/thumb/add-hd-hs.cgs
+++ b/sim/testsuite/arm/thumb/add-hd-hs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/add-hd-rs.cgs b/sim/testsuite/arm/thumb/add-hd-rs.cgs
index ca080f7e98a..ca080f7e98a 100644
--- a/sim/testsuite/sim/arm/thumb/add-hd-rs.cgs
+++ b/sim/testsuite/arm/thumb/add-hd-rs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/add-rd-hs.cgs b/sim/testsuite/arm/thumb/add-rd-hs.cgs
index 46373a0ab10..46373a0ab10 100644
--- a/sim/testsuite/sim/arm/thumb/add-rd-hs.cgs
+++ b/sim/testsuite/arm/thumb/add-rd-hs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/add-sp.cgs b/sim/testsuite/arm/thumb/add-sp.cgs
index 54efa2abe33..54efa2abe33 100644
--- a/sim/testsuite/sim/arm/thumb/add-sp.cgs
+++ b/sim/testsuite/arm/thumb/add-sp.cgs
diff --git a/sim/testsuite/sim/arm/thumb/add.cgs b/sim/testsuite/arm/thumb/add.cgs
index 63cc20c275f..63cc20c275f 100644
--- a/sim/testsuite/sim/arm/thumb/add.cgs
+++ b/sim/testsuite/arm/thumb/add.cgs
diff --git a/sim/testsuite/sim/arm/thumb/addi.cgs b/sim/testsuite/arm/thumb/addi.cgs
index 00ec76d0f88..00ec76d0f88 100644
--- a/sim/testsuite/sim/arm/thumb/addi.cgs
+++ b/sim/testsuite/arm/thumb/addi.cgs
diff --git a/sim/testsuite/sim/arm/thumb/addi8.cgs b/sim/testsuite/arm/thumb/addi8.cgs
index d8e9f8162e4..d8e9f8162e4 100644
--- a/sim/testsuite/sim/arm/thumb/addi8.cgs
+++ b/sim/testsuite/arm/thumb/addi8.cgs
diff --git a/sim/testsuite/sim/arm/thumb/allthumb.exp b/sim/testsuite/arm/thumb/allthumb.exp
index 4298663fd81..4298663fd81 100644
--- a/sim/testsuite/sim/arm/thumb/allthumb.exp
+++ b/sim/testsuite/arm/thumb/allthumb.exp
diff --git a/sim/testsuite/sim/arm/thumb/and.cgs b/sim/testsuite/arm/thumb/and.cgs
index d67adf47533..d67adf47533 100644
--- a/sim/testsuite/sim/arm/thumb/and.cgs
+++ b/sim/testsuite/arm/thumb/and.cgs
diff --git a/sim/testsuite/sim/arm/thumb/asr.cgs b/sim/testsuite/arm/thumb/asr.cgs
index 4d21daedc23..4d21daedc23 100644
--- a/sim/testsuite/sim/arm/thumb/asr.cgs
+++ b/sim/testsuite/arm/thumb/asr.cgs
diff --git a/sim/testsuite/sim/arm/thumb/b.cgs b/sim/testsuite/arm/thumb/b.cgs
index ecae5373f3b..ecae5373f3b 100644
--- a/sim/testsuite/sim/arm/thumb/b.cgs
+++ b/sim/testsuite/arm/thumb/b.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bcc.cgs b/sim/testsuite/arm/thumb/bcc.cgs
index 6c84458e637..6c84458e637 100644
--- a/sim/testsuite/sim/arm/thumb/bcc.cgs
+++ b/sim/testsuite/arm/thumb/bcc.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bcs.cgs b/sim/testsuite/arm/thumb/bcs.cgs
index a29a8fb25ec..a29a8fb25ec 100644
--- a/sim/testsuite/sim/arm/thumb/bcs.cgs
+++ b/sim/testsuite/arm/thumb/bcs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/beq.cgs b/sim/testsuite/arm/thumb/beq.cgs
index 33f374829a1..33f374829a1 100644
--- a/sim/testsuite/sim/arm/thumb/beq.cgs
+++ b/sim/testsuite/arm/thumb/beq.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bge.cgs b/sim/testsuite/arm/thumb/bge.cgs
index 4eb543dcae2..4eb543dcae2 100644
--- a/sim/testsuite/sim/arm/thumb/bge.cgs
+++ b/sim/testsuite/arm/thumb/bge.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bgt.cgs b/sim/testsuite/arm/thumb/bgt.cgs
index 1ffe0927ff2..1ffe0927ff2 100644
--- a/sim/testsuite/sim/arm/thumb/bgt.cgs
+++ b/sim/testsuite/arm/thumb/bgt.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bhi.cgs b/sim/testsuite/arm/thumb/bhi.cgs
index c9811c6b2b0..c9811c6b2b0 100644
--- a/sim/testsuite/sim/arm/thumb/bhi.cgs
+++ b/sim/testsuite/arm/thumb/bhi.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bic.cgs b/sim/testsuite/arm/thumb/bic.cgs
index 6dca1efe137..6dca1efe137 100644
--- a/sim/testsuite/sim/arm/thumb/bic.cgs
+++ b/sim/testsuite/arm/thumb/bic.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bl-hi.cgs b/sim/testsuite/arm/thumb/bl-hi.cgs
index c7400c7f481..c7400c7f481 100644
--- a/sim/testsuite/sim/arm/thumb/bl-hi.cgs
+++ b/sim/testsuite/arm/thumb/bl-hi.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bl-lo.cgs b/sim/testsuite/arm/thumb/bl-lo.cgs
index ed766130930..ed766130930 100644
--- a/sim/testsuite/sim/arm/thumb/bl-lo.cgs
+++ b/sim/testsuite/arm/thumb/bl-lo.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ble.cgs b/sim/testsuite/arm/thumb/ble.cgs
index e9c5a8f5503..e9c5a8f5503 100644
--- a/sim/testsuite/sim/arm/thumb/ble.cgs
+++ b/sim/testsuite/arm/thumb/ble.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bls.cgs b/sim/testsuite/arm/thumb/bls.cgs
index 483412b872b..483412b872b 100644
--- a/sim/testsuite/sim/arm/thumb/bls.cgs
+++ b/sim/testsuite/arm/thumb/bls.cgs
diff --git a/sim/testsuite/sim/arm/thumb/blt.cgs b/sim/testsuite/arm/thumb/blt.cgs
index 0fbcbe8942b..0fbcbe8942b 100644
--- a/sim/testsuite/sim/arm/thumb/blt.cgs
+++ b/sim/testsuite/arm/thumb/blt.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bmi.cgs b/sim/testsuite/arm/thumb/bmi.cgs
index 8f7558a46ad..8f7558a46ad 100644
--- a/sim/testsuite/sim/arm/thumb/bmi.cgs
+++ b/sim/testsuite/arm/thumb/bmi.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bne.cgs b/sim/testsuite/arm/thumb/bne.cgs
index a5ac34841f7..a5ac34841f7 100644
--- a/sim/testsuite/sim/arm/thumb/bne.cgs
+++ b/sim/testsuite/arm/thumb/bne.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bpl.cgs b/sim/testsuite/arm/thumb/bpl.cgs
index 8f642591d4e..8f642591d4e 100644
--- a/sim/testsuite/sim/arm/thumb/bpl.cgs
+++ b/sim/testsuite/arm/thumb/bpl.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bvc.cgs b/sim/testsuite/arm/thumb/bvc.cgs
index bbd3af52833..bbd3af52833 100644
--- a/sim/testsuite/sim/arm/thumb/bvc.cgs
+++ b/sim/testsuite/arm/thumb/bvc.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bvs.cgs b/sim/testsuite/arm/thumb/bvs.cgs
index 8c9a551353c..8c9a551353c 100644
--- a/sim/testsuite/sim/arm/thumb/bvs.cgs
+++ b/sim/testsuite/arm/thumb/bvs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bx-hs.cgs b/sim/testsuite/arm/thumb/bx-hs.cgs
index d96338791e4..d96338791e4 100644
--- a/sim/testsuite/sim/arm/thumb/bx-hs.cgs
+++ b/sim/testsuite/arm/thumb/bx-hs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/bx-rs.cgs b/sim/testsuite/arm/thumb/bx-rs.cgs
index f6db8c86339..f6db8c86339 100644
--- a/sim/testsuite/sim/arm/thumb/bx-rs.cgs
+++ b/sim/testsuite/arm/thumb/bx-rs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/cmn.cgs b/sim/testsuite/arm/thumb/cmn.cgs
index 96d53a1f95f..96d53a1f95f 100644
--- a/sim/testsuite/sim/arm/thumb/cmn.cgs
+++ b/sim/testsuite/arm/thumb/cmn.cgs
diff --git a/sim/testsuite/sim/arm/thumb/cmp-hd-hs.cgs b/sim/testsuite/arm/thumb/cmp-hd-hs.cgs
index 96a91a2fb34..96a91a2fb34 100644
--- a/sim/testsuite/sim/arm/thumb/cmp-hd-hs.cgs
+++ b/sim/testsuite/arm/thumb/cmp-hd-hs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/cmp-hd-rs.cgs b/sim/testsuite/arm/thumb/cmp-hd-rs.cgs
index 9fc4875ff7e..9fc4875ff7e 100644
--- a/sim/testsuite/sim/arm/thumb/cmp-hd-rs.cgs
+++ b/sim/testsuite/arm/thumb/cmp-hd-rs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/cmp-rd-hs.cgs b/sim/testsuite/arm/thumb/cmp-rd-hs.cgs
index e3f7a4a2d61..e3f7a4a2d61 100644
--- a/sim/testsuite/sim/arm/thumb/cmp-rd-hs.cgs
+++ b/sim/testsuite/arm/thumb/cmp-rd-hs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/cmp.cgs b/sim/testsuite/arm/thumb/cmp.cgs
index 7564099c76d..7564099c76d 100644
--- a/sim/testsuite/sim/arm/thumb/cmp.cgs
+++ b/sim/testsuite/arm/thumb/cmp.cgs
diff --git a/sim/testsuite/sim/arm/thumb/eor.cgs b/sim/testsuite/arm/thumb/eor.cgs
index cc6021c5309..cc6021c5309 100644
--- a/sim/testsuite/sim/arm/thumb/eor.cgs
+++ b/sim/testsuite/arm/thumb/eor.cgs
diff --git a/sim/testsuite/sim/arm/thumb/lda-pc.cgs b/sim/testsuite/arm/thumb/lda-pc.cgs
index 74407e20b5a..74407e20b5a 100644
--- a/sim/testsuite/sim/arm/thumb/lda-pc.cgs
+++ b/sim/testsuite/arm/thumb/lda-pc.cgs
diff --git a/sim/testsuite/sim/arm/thumb/lda-sp.cgs b/sim/testsuite/arm/thumb/lda-sp.cgs
index ce2b62ef4fc..ce2b62ef4fc 100644
--- a/sim/testsuite/sim/arm/thumb/lda-sp.cgs
+++ b/sim/testsuite/arm/thumb/lda-sp.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldmia.cgs b/sim/testsuite/arm/thumb/ldmia.cgs
index 550031ef648..550031ef648 100644
--- a/sim/testsuite/sim/arm/thumb/ldmia.cgs
+++ b/sim/testsuite/arm/thumb/ldmia.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldr-imm.cgs b/sim/testsuite/arm/thumb/ldr-imm.cgs
index a757f33957e..a757f33957e 100644
--- a/sim/testsuite/sim/arm/thumb/ldr-imm.cgs
+++ b/sim/testsuite/arm/thumb/ldr-imm.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldr-pc.cgs b/sim/testsuite/arm/thumb/ldr-pc.cgs
index 8227562bbbe..8227562bbbe 100644
--- a/sim/testsuite/sim/arm/thumb/ldr-pc.cgs
+++ b/sim/testsuite/arm/thumb/ldr-pc.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldr-sprel.cgs b/sim/testsuite/arm/thumb/ldr-sprel.cgs
index 11eee26401d..11eee26401d 100644
--- a/sim/testsuite/sim/arm/thumb/ldr-sprel.cgs
+++ b/sim/testsuite/arm/thumb/ldr-sprel.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldr.cgs b/sim/testsuite/arm/thumb/ldr.cgs
index 03af925a656..03af925a656 100644
--- a/sim/testsuite/sim/arm/thumb/ldr.cgs
+++ b/sim/testsuite/arm/thumb/ldr.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldrb-imm.cgs b/sim/testsuite/arm/thumb/ldrb-imm.cgs
index c1eeafe414b..c1eeafe414b 100644
--- a/sim/testsuite/sim/arm/thumb/ldrb-imm.cgs
+++ b/sim/testsuite/arm/thumb/ldrb-imm.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldrb.cgs b/sim/testsuite/arm/thumb/ldrb.cgs
index 316a10f2a00..316a10f2a00 100644
--- a/sim/testsuite/sim/arm/thumb/ldrb.cgs
+++ b/sim/testsuite/arm/thumb/ldrb.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldrh-imm.cgs b/sim/testsuite/arm/thumb/ldrh-imm.cgs
index 81ea1e037ff..81ea1e037ff 100644
--- a/sim/testsuite/sim/arm/thumb/ldrh-imm.cgs
+++ b/sim/testsuite/arm/thumb/ldrh-imm.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldrh.cgs b/sim/testsuite/arm/thumb/ldrh.cgs
index 3ff8f4e4ce8..3ff8f4e4ce8 100644
--- a/sim/testsuite/sim/arm/thumb/ldrh.cgs
+++ b/sim/testsuite/arm/thumb/ldrh.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldsb.cgs b/sim/testsuite/arm/thumb/ldsb.cgs
index e1612c93a4e..e1612c93a4e 100644
--- a/sim/testsuite/sim/arm/thumb/ldsb.cgs
+++ b/sim/testsuite/arm/thumb/ldsb.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ldsh.cgs b/sim/testsuite/arm/thumb/ldsh.cgs
index 46d49ac2920..46d49ac2920 100644
--- a/sim/testsuite/sim/arm/thumb/ldsh.cgs
+++ b/sim/testsuite/arm/thumb/ldsh.cgs
diff --git a/sim/testsuite/sim/arm/thumb/lsl.cgs b/sim/testsuite/arm/thumb/lsl.cgs
index 05222e72c5a..05222e72c5a 100644
--- a/sim/testsuite/sim/arm/thumb/lsl.cgs
+++ b/sim/testsuite/arm/thumb/lsl.cgs
diff --git a/sim/testsuite/sim/arm/thumb/lsr.cgs b/sim/testsuite/arm/thumb/lsr.cgs
index fe38fe0a31a..fe38fe0a31a 100644
--- a/sim/testsuite/sim/arm/thumb/lsr.cgs
+++ b/sim/testsuite/arm/thumb/lsr.cgs
diff --git a/sim/testsuite/sim/arm/thumb/mov-hd-hs.cgs b/sim/testsuite/arm/thumb/mov-hd-hs.cgs
index 2050908dca5..2050908dca5 100644
--- a/sim/testsuite/sim/arm/thumb/mov-hd-hs.cgs
+++ b/sim/testsuite/arm/thumb/mov-hd-hs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/mov-hd-rs.cgs b/sim/testsuite/arm/thumb/mov-hd-rs.cgs
index 3d229c32f71..3d229c32f71 100644
--- a/sim/testsuite/sim/arm/thumb/mov-hd-rs.cgs
+++ b/sim/testsuite/arm/thumb/mov-hd-rs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/mov-rd-hs.cgs b/sim/testsuite/arm/thumb/mov-rd-hs.cgs
index 0661dfab5a3..0661dfab5a3 100644
--- a/sim/testsuite/sim/arm/thumb/mov-rd-hs.cgs
+++ b/sim/testsuite/arm/thumb/mov-rd-hs.cgs
diff --git a/sim/testsuite/sim/arm/thumb/mov.cgs b/sim/testsuite/arm/thumb/mov.cgs
index b497b0f5c62..b497b0f5c62 100644
--- a/sim/testsuite/sim/arm/thumb/mov.cgs
+++ b/sim/testsuite/arm/thumb/mov.cgs
diff --git a/sim/testsuite/sim/arm/thumb/mul.cgs b/sim/testsuite/arm/thumb/mul.cgs
index d160c569fae..d160c569fae 100644
--- a/sim/testsuite/sim/arm/thumb/mul.cgs
+++ b/sim/testsuite/arm/thumb/mul.cgs
diff --git a/sim/testsuite/sim/arm/thumb/mvn.cgs b/sim/testsuite/arm/thumb/mvn.cgs
index 606ce859325..606ce859325 100644
--- a/sim/testsuite/sim/arm/thumb/mvn.cgs
+++ b/sim/testsuite/arm/thumb/mvn.cgs
diff --git a/sim/testsuite/sim/arm/thumb/neg.cgs b/sim/testsuite/arm/thumb/neg.cgs
index 09f0c81f0ce..09f0c81f0ce 100644
--- a/sim/testsuite/sim/arm/thumb/neg.cgs
+++ b/sim/testsuite/arm/thumb/neg.cgs
diff --git a/sim/testsuite/sim/arm/thumb/orr.cgs b/sim/testsuite/arm/thumb/orr.cgs
index de6f6880c65..de6f6880c65 100644
--- a/sim/testsuite/sim/arm/thumb/orr.cgs
+++ b/sim/testsuite/arm/thumb/orr.cgs
diff --git a/sim/testsuite/sim/arm/thumb/pop-pc.cgs b/sim/testsuite/arm/thumb/pop-pc.cgs
index 4579cad6bc2..4579cad6bc2 100644
--- a/sim/testsuite/sim/arm/thumb/pop-pc.cgs
+++ b/sim/testsuite/arm/thumb/pop-pc.cgs
diff --git a/sim/testsuite/sim/arm/thumb/pop.cgs b/sim/testsuite/arm/thumb/pop.cgs
index b156e1dd8af..b156e1dd8af 100644
--- a/sim/testsuite/sim/arm/thumb/pop.cgs
+++ b/sim/testsuite/arm/thumb/pop.cgs
diff --git a/sim/testsuite/sim/arm/thumb/push-lr.cgs b/sim/testsuite/arm/thumb/push-lr.cgs
index ee700a4e305..ee700a4e305 100644
--- a/sim/testsuite/sim/arm/thumb/push-lr.cgs
+++ b/sim/testsuite/arm/thumb/push-lr.cgs
diff --git a/sim/testsuite/sim/arm/thumb/push.cgs b/sim/testsuite/arm/thumb/push.cgs
index ff94ca5ab4b..ff94ca5ab4b 100644
--- a/sim/testsuite/sim/arm/thumb/push.cgs
+++ b/sim/testsuite/arm/thumb/push.cgs
diff --git a/sim/testsuite/sim/arm/thumb/ror.cgs b/sim/testsuite/arm/thumb/ror.cgs
index 991fa66fdc1..991fa66fdc1 100644
--- a/sim/testsuite/sim/arm/thumb/ror.cgs
+++ b/sim/testsuite/arm/thumb/ror.cgs
diff --git a/sim/testsuite/sim/arm/thumb/sbc.cgs b/sim/testsuite/arm/thumb/sbc.cgs
index 078b06118cb..078b06118cb 100644
--- a/sim/testsuite/sim/arm/thumb/sbc.cgs
+++ b/sim/testsuite/arm/thumb/sbc.cgs
diff --git a/sim/testsuite/sim/arm/thumb/stmia.cgs b/sim/testsuite/arm/thumb/stmia.cgs
index 0e1c30cef23..0e1c30cef23 100644
--- a/sim/testsuite/sim/arm/thumb/stmia.cgs
+++ b/sim/testsuite/arm/thumb/stmia.cgs
diff --git a/sim/testsuite/sim/arm/thumb/str-imm.cgs b/sim/testsuite/arm/thumb/str-imm.cgs
index ce759413ca7..ce759413ca7 100644
--- a/sim/testsuite/sim/arm/thumb/str-imm.cgs
+++ b/sim/testsuite/arm/thumb/str-imm.cgs
diff --git a/sim/testsuite/sim/arm/thumb/str-sprel.cgs b/sim/testsuite/arm/thumb/str-sprel.cgs
index 132edfb6f4f..132edfb6f4f 100644
--- a/sim/testsuite/sim/arm/thumb/str-sprel.cgs
+++ b/sim/testsuite/arm/thumb/str-sprel.cgs
diff --git a/sim/testsuite/sim/arm/thumb/str.cgs b/sim/testsuite/arm/thumb/str.cgs
index 073e20b4eb7..073e20b4eb7 100644
--- a/sim/testsuite/sim/arm/thumb/str.cgs
+++ b/sim/testsuite/arm/thumb/str.cgs
diff --git a/sim/testsuite/sim/arm/thumb/strb-imm.cgs b/sim/testsuite/arm/thumb/strb-imm.cgs
index 2b5bcf7ff7e..2b5bcf7ff7e 100644
--- a/sim/testsuite/sim/arm/thumb/strb-imm.cgs
+++ b/sim/testsuite/arm/thumb/strb-imm.cgs
diff --git a/sim/testsuite/sim/arm/thumb/strb.cgs b/sim/testsuite/arm/thumb/strb.cgs
index b7cb7638696..b7cb7638696 100644
--- a/sim/testsuite/sim/arm/thumb/strb.cgs
+++ b/sim/testsuite/arm/thumb/strb.cgs
diff --git a/sim/testsuite/sim/arm/thumb/strh-imm.cgs b/sim/testsuite/arm/thumb/strh-imm.cgs
index 95002882448..95002882448 100644
--- a/sim/testsuite/sim/arm/thumb/strh-imm.cgs
+++ b/sim/testsuite/arm/thumb/strh-imm.cgs
diff --git a/sim/testsuite/sim/arm/thumb/strh.cgs b/sim/testsuite/arm/thumb/strh.cgs
index 13f3a0d6875..13f3a0d6875 100644
--- a/sim/testsuite/sim/arm/thumb/strh.cgs
+++ b/sim/testsuite/arm/thumb/strh.cgs
diff --git a/sim/testsuite/sim/arm/thumb/sub-sp.cgs b/sim/testsuite/arm/thumb/sub-sp.cgs
index e676f58fb30..e676f58fb30 100644
--- a/sim/testsuite/sim/arm/thumb/sub-sp.cgs
+++ b/sim/testsuite/arm/thumb/sub-sp.cgs
diff --git a/sim/testsuite/sim/arm/thumb/sub.cgs b/sim/testsuite/arm/thumb/sub.cgs
index 91cd7abb39c..91cd7abb39c 100644
--- a/sim/testsuite/sim/arm/thumb/sub.cgs
+++ b/sim/testsuite/arm/thumb/sub.cgs
diff --git a/sim/testsuite/sim/arm/thumb/subi.cgs b/sim/testsuite/arm/thumb/subi.cgs
index 044efd0d048..044efd0d048 100644
--- a/sim/testsuite/sim/arm/thumb/subi.cgs
+++ b/sim/testsuite/arm/thumb/subi.cgs
diff --git a/sim/testsuite/sim/arm/thumb/subi8.cgs b/sim/testsuite/arm/thumb/subi8.cgs
index 0c4d717ef08..0c4d717ef08 100644
--- a/sim/testsuite/sim/arm/thumb/subi8.cgs
+++ b/sim/testsuite/arm/thumb/subi8.cgs
diff --git a/sim/testsuite/sim/arm/thumb/swi.cgs b/sim/testsuite/arm/thumb/swi.cgs
index 1724c14c9d5..1724c14c9d5 100644
--- a/sim/testsuite/sim/arm/thumb/swi.cgs
+++ b/sim/testsuite/arm/thumb/swi.cgs
diff --git a/sim/testsuite/sim/arm/thumb/testutils.inc b/sim/testsuite/arm/thumb/testutils.inc
index bdae29bef19..bdae29bef19 100644
--- a/sim/testsuite/sim/arm/thumb/testutils.inc
+++ b/sim/testsuite/arm/thumb/testutils.inc
diff --git a/sim/testsuite/sim/arm/thumb/tst.cgs b/sim/testsuite/arm/thumb/tst.cgs
index 068fccc427e..068fccc427e 100644
--- a/sim/testsuite/sim/arm/thumb/tst.cgs
+++ b/sim/testsuite/arm/thumb/tst.cgs
diff --git a/sim/testsuite/sim/arm/tst.cgs b/sim/testsuite/arm/tst.cgs
index f07170753dc..f07170753dc 100644
--- a/sim/testsuite/sim/arm/tst.cgs
+++ b/sim/testsuite/arm/tst.cgs
diff --git a/sim/testsuite/sim/arm/umlal.cgs b/sim/testsuite/arm/umlal.cgs
index 1c17fb6c0b9..1c17fb6c0b9 100644
--- a/sim/testsuite/sim/arm/umlal.cgs
+++ b/sim/testsuite/arm/umlal.cgs
diff --git a/sim/testsuite/sim/arm/umull.cgs b/sim/testsuite/arm/umull.cgs
index a58541c450b..a58541c450b 100644
--- a/sim/testsuite/sim/arm/umull.cgs
+++ b/sim/testsuite/arm/umull.cgs
diff --git a/sim/testsuite/sim/arm/xscale/blx.cgs b/sim/testsuite/arm/xscale/blx.cgs
index 854647b0b25..854647b0b25 100644
--- a/sim/testsuite/sim/arm/xscale/blx.cgs
+++ b/sim/testsuite/arm/xscale/blx.cgs
diff --git a/sim/testsuite/sim/arm/xscale/mia.cgs b/sim/testsuite/arm/xscale/mia.cgs
index a3f729e86c2..a3f729e86c2 100644
--- a/sim/testsuite/sim/arm/xscale/mia.cgs
+++ b/sim/testsuite/arm/xscale/mia.cgs
diff --git a/sim/testsuite/sim/arm/xscale/miaph.cgs b/sim/testsuite/arm/xscale/miaph.cgs
index 53fb2017f61..53fb2017f61 100644
--- a/sim/testsuite/sim/arm/xscale/miaph.cgs
+++ b/sim/testsuite/arm/xscale/miaph.cgs
diff --git a/sim/testsuite/sim/arm/xscale/miaxy.cgs b/sim/testsuite/arm/xscale/miaxy.cgs
index 624564ed176..624564ed176 100644
--- a/sim/testsuite/sim/arm/xscale/miaxy.cgs
+++ b/sim/testsuite/arm/xscale/miaxy.cgs
diff --git a/sim/testsuite/sim/arm/xscale/mra.cgs b/sim/testsuite/arm/xscale/mra.cgs
index be4d9df009a..be4d9df009a 100644
--- a/sim/testsuite/sim/arm/xscale/mra.cgs
+++ b/sim/testsuite/arm/xscale/mra.cgs
diff --git a/sim/testsuite/sim/arm/xscale/testutils.inc b/sim/testsuite/arm/xscale/testutils.inc
index ae49db8820a..ae49db8820a 100644
--- a/sim/testsuite/sim/arm/xscale/testutils.inc
+++ b/sim/testsuite/arm/xscale/testutils.inc
diff --git a/sim/testsuite/sim/arm/xscale/xscale.exp b/sim/testsuite/arm/xscale/xscale.exp
index 7c08f11d10d..7c08f11d10d 100644
--- a/sim/testsuite/sim/arm/xscale/xscale.exp
+++ b/sim/testsuite/arm/xscale/xscale.exp
diff --git a/sim/testsuite/sim/avr/ChangeLog b/sim/testsuite/avr/ChangeLog
index 8c1bde26b98..8c1bde26b98 100644
--- a/sim/testsuite/sim/avr/ChangeLog
+++ b/sim/testsuite/avr/ChangeLog
diff --git a/sim/testsuite/sim/avr/allinsn.exp b/sim/testsuite/avr/allinsn.exp
index 584a93da930..584a93da930 100644
--- a/sim/testsuite/sim/avr/allinsn.exp
+++ b/sim/testsuite/avr/allinsn.exp
diff --git a/sim/testsuite/sim/avr/pass.s b/sim/testsuite/avr/pass.s
index fbcc485ea1e..fbcc485ea1e 100644
--- a/sim/testsuite/sim/avr/pass.s
+++ b/sim/testsuite/avr/pass.s
diff --git a/sim/testsuite/sim/avr/testutils.inc b/sim/testsuite/avr/testutils.inc
index baad45dc0bc..baad45dc0bc 100644
--- a/sim/testsuite/sim/avr/testutils.inc
+++ b/sim/testsuite/avr/testutils.inc
diff --git a/sim/testsuite/sim/bfin/.gitignore b/sim/testsuite/bfin/.gitignore
index 5164f0309cb..5164f0309cb 100644
--- a/sim/testsuite/sim/bfin/.gitignore
+++ b/sim/testsuite/bfin/.gitignore
diff --git a/sim/testsuite/sim/bfin/10272_small.s b/sim/testsuite/bfin/10272_small.s
index b260f9cc990..b260f9cc990 100644
--- a/sim/testsuite/sim/bfin/10272_small.s
+++ b/sim/testsuite/bfin/10272_small.s
diff --git a/sim/testsuite/sim/bfin/10436.s b/sim/testsuite/bfin/10436.s
index 99754369784..99754369784 100644
--- a/sim/testsuite/sim/bfin/10436.s
+++ b/sim/testsuite/bfin/10436.s
diff --git a/sim/testsuite/sim/bfin/10622.s b/sim/testsuite/bfin/10622.s
index 67076afe688..67076afe688 100644
--- a/sim/testsuite/sim/bfin/10622.s
+++ b/sim/testsuite/bfin/10622.s
diff --git a/sim/testsuite/sim/bfin/10742.s b/sim/testsuite/bfin/10742.s
index 67cb6c99a5a..67cb6c99a5a 100644
--- a/sim/testsuite/sim/bfin/10742.s
+++ b/sim/testsuite/bfin/10742.s
diff --git a/sim/testsuite/sim/bfin/10799.s b/sim/testsuite/bfin/10799.s
index 76e1eb32b51..76e1eb32b51 100644
--- a/sim/testsuite/sim/bfin/10799.s
+++ b/sim/testsuite/bfin/10799.s
diff --git a/sim/testsuite/sim/bfin/11080.s b/sim/testsuite/bfin/11080.s
index c5652cc589d..c5652cc589d 100644
--- a/sim/testsuite/sim/bfin/11080.s
+++ b/sim/testsuite/bfin/11080.s
diff --git a/sim/testsuite/sim/bfin/7641.s b/sim/testsuite/bfin/7641.s
index 864480ccba5..864480ccba5 100644
--- a/sim/testsuite/sim/bfin/7641.s
+++ b/sim/testsuite/bfin/7641.s
diff --git a/sim/testsuite/sim/bfin/ChangeLog b/sim/testsuite/bfin/ChangeLog
index b8fdc047234..b8fdc047234 100644
--- a/sim/testsuite/sim/bfin/ChangeLog
+++ b/sim/testsuite/bfin/ChangeLog
diff --git a/sim/testsuite/sim/bfin/PN_generator.s b/sim/testsuite/bfin/PN_generator.s
index 7d92b8527d9..7d92b8527d9 100644
--- a/sim/testsuite/sim/bfin/PN_generator.s
+++ b/sim/testsuite/bfin/PN_generator.s
diff --git a/sim/testsuite/sim/bfin/a0.s b/sim/testsuite/bfin/a0.s
index 3bc78d62fa2..3bc78d62fa2 100644
--- a/sim/testsuite/sim/bfin/a0.s
+++ b/sim/testsuite/bfin/a0.s
diff --git a/sim/testsuite/sim/bfin/a0shift.S b/sim/testsuite/bfin/a0shift.S
index 18bfcbd5734..18bfcbd5734 100644
--- a/sim/testsuite/sim/bfin/a0shift.S
+++ b/sim/testsuite/bfin/a0shift.S
diff --git a/sim/testsuite/sim/bfin/a1.s b/sim/testsuite/bfin/a1.s
index 40f9d40b1ad..40f9d40b1ad 100644
--- a/sim/testsuite/sim/bfin/a1.s
+++ b/sim/testsuite/bfin/a1.s
diff --git a/sim/testsuite/sim/bfin/a10.s b/sim/testsuite/bfin/a10.s
index 4117e60a049..4117e60a049 100644
--- a/sim/testsuite/sim/bfin/a10.s
+++ b/sim/testsuite/bfin/a10.s
diff --git a/sim/testsuite/sim/bfin/a11.S b/sim/testsuite/bfin/a11.S
index bf3723aa081..bf3723aa081 100644
--- a/sim/testsuite/sim/bfin/a11.S
+++ b/sim/testsuite/bfin/a11.S
diff --git a/sim/testsuite/sim/bfin/a12.s b/sim/testsuite/bfin/a12.s
index ddc436e8272..ddc436e8272 100644
--- a/sim/testsuite/sim/bfin/a12.s
+++ b/sim/testsuite/bfin/a12.s
diff --git a/sim/testsuite/sim/bfin/a2.s b/sim/testsuite/bfin/a2.s
index eb668dd3b89..eb668dd3b89 100644
--- a/sim/testsuite/sim/bfin/a2.s
+++ b/sim/testsuite/bfin/a2.s
diff --git a/sim/testsuite/sim/bfin/a20.S b/sim/testsuite/bfin/a20.S
index 624599426cc..624599426cc 100644
--- a/sim/testsuite/sim/bfin/a20.S
+++ b/sim/testsuite/bfin/a20.S
diff --git a/sim/testsuite/sim/bfin/a21.s b/sim/testsuite/bfin/a21.s
index c621921f394..c621921f394 100644
--- a/sim/testsuite/sim/bfin/a21.s
+++ b/sim/testsuite/bfin/a21.s
diff --git a/sim/testsuite/sim/bfin/a22.s b/sim/testsuite/bfin/a22.s
index 1df76df9948..1df76df9948 100644
--- a/sim/testsuite/sim/bfin/a22.s
+++ b/sim/testsuite/bfin/a22.s
diff --git a/sim/testsuite/sim/bfin/a23.s b/sim/testsuite/bfin/a23.s
index d63fa0c146a..d63fa0c146a 100644
--- a/sim/testsuite/sim/bfin/a23.s
+++ b/sim/testsuite/bfin/a23.s
diff --git a/sim/testsuite/sim/bfin/a24.s b/sim/testsuite/bfin/a24.s
index 507350f3cf8..507350f3cf8 100644
--- a/sim/testsuite/sim/bfin/a24.s
+++ b/sim/testsuite/bfin/a24.s
diff --git a/sim/testsuite/sim/bfin/a25.s b/sim/testsuite/bfin/a25.s
index b5d5d7bb2cd..b5d5d7bb2cd 100644
--- a/sim/testsuite/sim/bfin/a25.s
+++ b/sim/testsuite/bfin/a25.s
diff --git a/sim/testsuite/sim/bfin/a26.s b/sim/testsuite/bfin/a26.s
index 2e9a0b57375..2e9a0b57375 100644
--- a/sim/testsuite/sim/bfin/a26.s
+++ b/sim/testsuite/bfin/a26.s
diff --git a/sim/testsuite/sim/bfin/a3.s b/sim/testsuite/bfin/a3.s
index c53300b1dbb..c53300b1dbb 100644
--- a/sim/testsuite/sim/bfin/a3.s
+++ b/sim/testsuite/bfin/a3.s
diff --git a/sim/testsuite/sim/bfin/a30.s b/sim/testsuite/bfin/a30.s
index 38dd4019592..38dd4019592 100644
--- a/sim/testsuite/sim/bfin/a30.s
+++ b/sim/testsuite/bfin/a30.s
diff --git a/sim/testsuite/sim/bfin/a4.s b/sim/testsuite/bfin/a4.s
index d0f5ef5f8e5..d0f5ef5f8e5 100644
--- a/sim/testsuite/sim/bfin/a4.s
+++ b/sim/testsuite/bfin/a4.s
diff --git a/sim/testsuite/sim/bfin/a5.s b/sim/testsuite/bfin/a5.s
index d0c0143c282..d0c0143c282 100644
--- a/sim/testsuite/sim/bfin/a5.s
+++ b/sim/testsuite/bfin/a5.s
diff --git a/sim/testsuite/sim/bfin/a6.s b/sim/testsuite/bfin/a6.s
index 27de5d223b0..27de5d223b0 100644
--- a/sim/testsuite/sim/bfin/a6.s
+++ b/sim/testsuite/bfin/a6.s
diff --git a/sim/testsuite/sim/bfin/a7.s b/sim/testsuite/bfin/a7.s
index 4fbc5f6d4da..4fbc5f6d4da 100644
--- a/sim/testsuite/sim/bfin/a7.s
+++ b/sim/testsuite/bfin/a7.s
diff --git a/sim/testsuite/sim/bfin/a8.s b/sim/testsuite/bfin/a8.s
index 23f34645070..23f34645070 100644
--- a/sim/testsuite/sim/bfin/a8.s
+++ b/sim/testsuite/bfin/a8.s
diff --git a/sim/testsuite/sim/bfin/a9.s b/sim/testsuite/bfin/a9.s
index 525b17f6c3b..525b17f6c3b 100644
--- a/sim/testsuite/sim/bfin/a9.s
+++ b/sim/testsuite/bfin/a9.s
diff --git a/sim/testsuite/sim/bfin/abs-2.S b/sim/testsuite/bfin/abs-2.S
index 1e768b0a2f2..1e768b0a2f2 100644
--- a/sim/testsuite/sim/bfin/abs-2.S
+++ b/sim/testsuite/bfin/abs-2.S
diff --git a/sim/testsuite/sim/bfin/abs-3.S b/sim/testsuite/bfin/abs-3.S
index 44ba7656cad..44ba7656cad 100644
--- a/sim/testsuite/sim/bfin/abs-3.S
+++ b/sim/testsuite/bfin/abs-3.S
diff --git a/sim/testsuite/sim/bfin/abs-4.S b/sim/testsuite/bfin/abs-4.S
index 0e691e08e72..0e691e08e72 100644
--- a/sim/testsuite/sim/bfin/abs-4.S
+++ b/sim/testsuite/bfin/abs-4.S
diff --git a/sim/testsuite/sim/bfin/abs.S b/sim/testsuite/bfin/abs.S
index 1425d4281be..1425d4281be 100644
--- a/sim/testsuite/sim/bfin/abs.S
+++ b/sim/testsuite/bfin/abs.S
diff --git a/sim/testsuite/sim/bfin/abs_acc.s b/sim/testsuite/bfin/abs_acc.s
index 99ed052288b..99ed052288b 100644
--- a/sim/testsuite/sim/bfin/abs_acc.s
+++ b/sim/testsuite/bfin/abs_acc.s
diff --git a/sim/testsuite/sim/bfin/acc-rot.s b/sim/testsuite/bfin/acc-rot.s
index ccf307c0da6..ccf307c0da6 100644
--- a/sim/testsuite/sim/bfin/acc-rot.s
+++ b/sim/testsuite/bfin/acc-rot.s
diff --git a/sim/testsuite/sim/bfin/acp5_19.s b/sim/testsuite/bfin/acp5_19.s
index 74e755202fa..74e755202fa 100644
--- a/sim/testsuite/sim/bfin/acp5_19.s
+++ b/sim/testsuite/bfin/acp5_19.s
diff --git a/sim/testsuite/sim/bfin/acp5_4.s b/sim/testsuite/bfin/acp5_4.s
index 993f7ba3808..993f7ba3808 100644
--- a/sim/testsuite/sim/bfin/acp5_4.s
+++ b/sim/testsuite/bfin/acp5_4.s
diff --git a/sim/testsuite/sim/bfin/add_imm7.s b/sim/testsuite/bfin/add_imm7.s
index 31f15382316..31f15382316 100644
--- a/sim/testsuite/sim/bfin/add_imm7.s
+++ b/sim/testsuite/bfin/add_imm7.s
diff --git a/sim/testsuite/sim/bfin/add_shift.S b/sim/testsuite/bfin/add_shift.S
index 8a8bf6353ef..8a8bf6353ef 100644
--- a/sim/testsuite/sim/bfin/add_shift.S
+++ b/sim/testsuite/bfin/add_shift.S
diff --git a/sim/testsuite/sim/bfin/add_sub_acc.s b/sim/testsuite/bfin/add_sub_acc.s
index 84416d0fb02..84416d0fb02 100644
--- a/sim/testsuite/sim/bfin/add_sub_acc.s
+++ b/sim/testsuite/bfin/add_sub_acc.s
diff --git a/sim/testsuite/sim/bfin/addsub_flags.S b/sim/testsuite/bfin/addsub_flags.S
index 78319c597a4..78319c597a4 100644
--- a/sim/testsuite/sim/bfin/addsub_flags.S
+++ b/sim/testsuite/bfin/addsub_flags.S
diff --git a/sim/testsuite/sim/bfin/algnbug1.s b/sim/testsuite/bfin/algnbug1.s
index be0363bba04..be0363bba04 100644
--- a/sim/testsuite/sim/bfin/algnbug1.s
+++ b/sim/testsuite/bfin/algnbug1.s
diff --git a/sim/testsuite/sim/bfin/algnbug2.s b/sim/testsuite/bfin/algnbug2.s
index b06d5ad968c..b06d5ad968c 100644
--- a/sim/testsuite/sim/bfin/algnbug2.s
+++ b/sim/testsuite/bfin/algnbug2.s
diff --git a/sim/testsuite/sim/bfin/allinsn.exp b/sim/testsuite/bfin/allinsn.exp
index aa304eaa9b4..aa304eaa9b4 100644
--- a/sim/testsuite/sim/bfin/allinsn.exp
+++ b/sim/testsuite/bfin/allinsn.exp
diff --git a/sim/testsuite/sim/bfin/argc.c b/sim/testsuite/bfin/argc.c
index 21f1fef43ed..21f1fef43ed 100644
--- a/sim/testsuite/sim/bfin/argc.c
+++ b/sim/testsuite/bfin/argc.c
diff --git a/sim/testsuite/sim/bfin/ashift.s b/sim/testsuite/bfin/ashift.s
index de0b36e8373..de0b36e8373 100644
--- a/sim/testsuite/sim/bfin/ashift.s
+++ b/sim/testsuite/bfin/ashift.s
diff --git a/sim/testsuite/sim/bfin/ashift_flags.s b/sim/testsuite/bfin/ashift_flags.s
index 87f00be7a84..87f00be7a84 100644
--- a/sim/testsuite/sim/bfin/ashift_flags.s
+++ b/sim/testsuite/bfin/ashift_flags.s
diff --git a/sim/testsuite/sim/bfin/ashift_left.s b/sim/testsuite/bfin/ashift_left.s
index 04cfa40fd77..04cfa40fd77 100644
--- a/sim/testsuite/sim/bfin/ashift_left.s
+++ b/sim/testsuite/bfin/ashift_left.s
diff --git a/sim/testsuite/sim/bfin/b0.S b/sim/testsuite/bfin/b0.S
index 5a02092a15d..5a02092a15d 100644
--- a/sim/testsuite/sim/bfin/b0.S
+++ b/sim/testsuite/bfin/b0.S
diff --git a/sim/testsuite/sim/bfin/b1.s b/sim/testsuite/bfin/b1.s
index c9eaeca58d4..c9eaeca58d4 100644
--- a/sim/testsuite/sim/bfin/b1.s
+++ b/sim/testsuite/bfin/b1.s
diff --git a/sim/testsuite/sim/bfin/b2.S b/sim/testsuite/bfin/b2.S
index 731f8744604..731f8744604 100644
--- a/sim/testsuite/sim/bfin/b2.S
+++ b/sim/testsuite/bfin/b2.S
diff --git a/sim/testsuite/sim/bfin/brcc.s b/sim/testsuite/bfin/brcc.s
index 479bf50aa16..479bf50aa16 100644
--- a/sim/testsuite/sim/bfin/brcc.s
+++ b/sim/testsuite/bfin/brcc.s
diff --git a/sim/testsuite/sim/bfin/brevadd.s b/sim/testsuite/bfin/brevadd.s
index 56e112291c3..56e112291c3 100644
--- a/sim/testsuite/sim/bfin/brevadd.s
+++ b/sim/testsuite/bfin/brevadd.s
diff --git a/sim/testsuite/sim/bfin/byteop16m.s b/sim/testsuite/bfin/byteop16m.s
index bd7478f1889..bd7478f1889 100644
--- a/sim/testsuite/sim/bfin/byteop16m.s
+++ b/sim/testsuite/bfin/byteop16m.s
diff --git a/sim/testsuite/sim/bfin/byteop16p.s b/sim/testsuite/bfin/byteop16p.s
index fdc5d66de12..fdc5d66de12 100644
--- a/sim/testsuite/sim/bfin/byteop16p.s
+++ b/sim/testsuite/bfin/byteop16p.s
diff --git a/sim/testsuite/sim/bfin/byteop1p.s b/sim/testsuite/bfin/byteop1p.s
index e90d790d4f0..e90d790d4f0 100644
--- a/sim/testsuite/sim/bfin/byteop1p.s
+++ b/sim/testsuite/bfin/byteop1p.s
diff --git a/sim/testsuite/sim/bfin/byteop2p.s b/sim/testsuite/bfin/byteop2p.s
index e11109ae1f6..e11109ae1f6 100644
--- a/sim/testsuite/sim/bfin/byteop2p.s
+++ b/sim/testsuite/bfin/byteop2p.s
diff --git a/sim/testsuite/sim/bfin/byteop3p.s b/sim/testsuite/bfin/byteop3p.s
index a5390f88bf9..a5390f88bf9 100644
--- a/sim/testsuite/sim/bfin/byteop3p.s
+++ b/sim/testsuite/bfin/byteop3p.s
diff --git a/sim/testsuite/sim/bfin/byteunpack.s b/sim/testsuite/bfin/byteunpack.s
index 883c0717237..883c0717237 100644
--- a/sim/testsuite/sim/bfin/byteunpack.s
+++ b/sim/testsuite/bfin/byteunpack.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s b/sim/testsuite/bfin/c_alu2op_arith_r_sft.s
index 7ce9d4edc5c..7ce9d4edc5c 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s
+++ b/sim/testsuite/bfin/c_alu2op_arith_r_sft.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_b.s b/sim/testsuite/bfin/c_alu2op_conv_b.s
index 0de3b520ee5..0de3b520ee5 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_conv_b.s
+++ b/sim/testsuite/bfin/c_alu2op_conv_b.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_h.s b/sim/testsuite/bfin/c_alu2op_conv_h.s
index 70468a647be..70468a647be 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_conv_h.s
+++ b/sim/testsuite/bfin/c_alu2op_conv_h.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_mix.s b/sim/testsuite/bfin/c_alu2op_conv_mix.s
index 7c33c13096e..7c33c13096e 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_conv_mix.s
+++ b/sim/testsuite/bfin/c_alu2op_conv_mix.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_neg.s b/sim/testsuite/bfin/c_alu2op_conv_neg.s
index 85314a81c4a..85314a81c4a 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_conv_neg.s
+++ b/sim/testsuite/bfin/c_alu2op_conv_neg.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s b/sim/testsuite/bfin/c_alu2op_conv_toggle.s
index 791d7a941be..791d7a941be 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s
+++ b/sim/testsuite/bfin/c_alu2op_conv_toggle.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_xb.s b/sim/testsuite/bfin/c_alu2op_conv_xb.s
index 779a790dbee..779a790dbee 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_conv_xb.s
+++ b/sim/testsuite/bfin/c_alu2op_conv_xb.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_conv_xh.s b/sim/testsuite/bfin/c_alu2op_conv_xh.s
index 75b06c0b8d9..75b06c0b8d9 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_conv_xh.s
+++ b/sim/testsuite/bfin/c_alu2op_conv_xh.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_divq.s b/sim/testsuite/bfin/c_alu2op_divq.s
index 2a03227b671..2a03227b671 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_divq.s
+++ b/sim/testsuite/bfin/c_alu2op_divq.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_divs.s b/sim/testsuite/bfin/c_alu2op_divs.s
index f0fc0915564..f0fc0915564 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_divs.s
+++ b/sim/testsuite/bfin/c_alu2op_divs.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s b/sim/testsuite/bfin/c_alu2op_log_l_sft.s
index 06489efb3af..06489efb3af 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s
+++ b/sim/testsuite/bfin/c_alu2op_log_l_sft.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s b/sim/testsuite/bfin/c_alu2op_log_r_sft.s
index fdb14fc74ff..fdb14fc74ff 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s
+++ b/sim/testsuite/bfin/c_alu2op_log_r_sft.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_shadd_1.s b/sim/testsuite/bfin/c_alu2op_shadd_1.s
index 73e39ec1666..73e39ec1666 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_shadd_1.s
+++ b/sim/testsuite/bfin/c_alu2op_shadd_1.s
diff --git a/sim/testsuite/sim/bfin/c_alu2op_shadd_2.s b/sim/testsuite/bfin/c_alu2op_shadd_2.s
index b9812f43e69..b9812f43e69 100644
--- a/sim/testsuite/sim/bfin/c_alu2op_shadd_2.s
+++ b/sim/testsuite/bfin/c_alu2op_shadd_2.s
diff --git a/sim/testsuite/sim/bfin/c_br_preg_killed_ac.s b/sim/testsuite/bfin/c_br_preg_killed_ac.s
index 67a5bdc87c5..67a5bdc87c5 100644
--- a/sim/testsuite/sim/bfin/c_br_preg_killed_ac.s
+++ b/sim/testsuite/bfin/c_br_preg_killed_ac.s
diff --git a/sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s b/sim/testsuite/bfin/c_br_preg_killed_ex1.s
index 7a18f53dd71..7a18f53dd71 100644
--- a/sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s
+++ b/sim/testsuite/bfin/c_br_preg_killed_ex1.s
diff --git a/sim/testsuite/sim/bfin/c_br_preg_stall_ac.s b/sim/testsuite/bfin/c_br_preg_stall_ac.s
index 7ac29e64554..7ac29e64554 100644
--- a/sim/testsuite/sim/bfin/c_br_preg_stall_ac.s
+++ b/sim/testsuite/bfin/c_br_preg_stall_ac.s
diff --git a/sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s b/sim/testsuite/bfin/c_br_preg_stall_ex1.s
index 5310edf0e6b..5310edf0e6b 100644
--- a/sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s
+++ b/sim/testsuite/bfin/c_br_preg_stall_ex1.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_bp1.s b/sim/testsuite/bfin/c_brcc_bp1.s
index 012d1a5db68..012d1a5db68 100644
--- a/sim/testsuite/sim/bfin/c_brcc_bp1.s
+++ b/sim/testsuite/bfin/c_brcc_bp1.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_bp2.s b/sim/testsuite/bfin/c_brcc_bp2.s
index 1fc7278f719..1fc7278f719 100644
--- a/sim/testsuite/sim/bfin/c_brcc_bp2.s
+++ b/sim/testsuite/bfin/c_brcc_bp2.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_bp3.s b/sim/testsuite/bfin/c_brcc_bp3.s
index 0a21994505e..0a21994505e 100644
--- a/sim/testsuite/sim/bfin/c_brcc_bp3.s
+++ b/sim/testsuite/bfin/c_brcc_bp3.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_bp4.s b/sim/testsuite/bfin/c_brcc_bp4.s
index 39f64b141d5..39f64b141d5 100644
--- a/sim/testsuite/sim/bfin/c_brcc_bp4.s
+++ b/sim/testsuite/bfin/c_brcc_bp4.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_bp.s b/sim/testsuite/bfin/c_brcc_brf_bp.s
index 7ca29c51326..7ca29c51326 100644
--- a/sim/testsuite/sim/bfin/c_brcc_brf_bp.s
+++ b/sim/testsuite/bfin/c_brcc_brf_bp.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s b/sim/testsuite/bfin/c_brcc_brf_brt_bp.s
index c9f29451716..c9f29451716 100644
--- a/sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s
+++ b/sim/testsuite/bfin/c_brcc_brf_brt_bp.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s b/sim/testsuite/bfin/c_brcc_brf_brt_nbp.s
index 32b3bd04537..32b3bd04537 100644
--- a/sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s
+++ b/sim/testsuite/bfin/c_brcc_brf_brt_nbp.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s b/sim/testsuite/bfin/c_brcc_brf_fbkwd.s
index 371238c61cb..371238c61cb 100644
--- a/sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s
+++ b/sim/testsuite/bfin/c_brcc_brf_fbkwd.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_brf_nbp.s b/sim/testsuite/bfin/c_brcc_brf_nbp.s
index 52eb0f3c394..52eb0f3c394 100644
--- a/sim/testsuite/sim/bfin/c_brcc_brf_nbp.s
+++ b/sim/testsuite/bfin/c_brcc_brf_nbp.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_brt_bp.s b/sim/testsuite/bfin/c_brcc_brt_bp.s
index d3ad0fc5ac9..d3ad0fc5ac9 100644
--- a/sim/testsuite/sim/bfin/c_brcc_brt_bp.s
+++ b/sim/testsuite/bfin/c_brcc_brt_bp.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_brt_nbp.s b/sim/testsuite/bfin/c_brcc_brt_nbp.s
index a1c5e6bce7f..a1c5e6bce7f 100644
--- a/sim/testsuite/sim/bfin/c_brcc_brt_nbp.s
+++ b/sim/testsuite/bfin/c_brcc_brt_nbp.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_kills_dhits.s b/sim/testsuite/bfin/c_brcc_kills_dhits.s
index 522455454cf..522455454cf 100644
--- a/sim/testsuite/sim/bfin/c_brcc_kills_dhits.s
+++ b/sim/testsuite/bfin/c_brcc_kills_dhits.s
diff --git a/sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s b/sim/testsuite/bfin/c_brcc_kills_dmiss.s
index 62bd7e1f205..62bd7e1f205 100644
--- a/sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s
+++ b/sim/testsuite/bfin/c_brcc_kills_dmiss.s
diff --git a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s b/sim/testsuite/bfin/c_cactrl_iflush_pr.s
index 5d857929229..5d857929229 100644
--- a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s
+++ b/sim/testsuite/bfin/c_cactrl_iflush_pr.s
diff --git a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s b/sim/testsuite/bfin/c_cactrl_iflush_pr_pp.s
index 96fbdc9908d..96fbdc9908d 100644
--- a/sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s
+++ b/sim/testsuite/bfin/c_cactrl_iflush_pr_pp.s
diff --git a/sim/testsuite/sim/bfin/c_calla_ljump.s b/sim/testsuite/bfin/c_calla_ljump.s
index be1e94f9c69..be1e94f9c69 100644
--- a/sim/testsuite/sim/bfin/c_calla_ljump.s
+++ b/sim/testsuite/bfin/c_calla_ljump.s
diff --git a/sim/testsuite/sim/bfin/c_calla_subr.s b/sim/testsuite/bfin/c_calla_subr.s
index 8c651da6a39..8c651da6a39 100644
--- a/sim/testsuite/sim/bfin/c_calla_subr.s
+++ b/sim/testsuite/bfin/c_calla_subr.s
diff --git a/sim/testsuite/sim/bfin/c_cc2dreg.s b/sim/testsuite/bfin/c_cc2dreg.s
index 38aab854e5c..38aab854e5c 100644
--- a/sim/testsuite/sim/bfin/c_cc2dreg.s
+++ b/sim/testsuite/bfin/c_cc2dreg.s
diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S b/sim/testsuite/bfin/c_cc2stat_cc_ac.S
index 964f82ae439..964f82ae439 100644
--- a/sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S
+++ b/sim/testsuite/bfin/c_cc2stat_cc_ac.S
diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_an.s b/sim/testsuite/bfin/c_cc2stat_cc_an.s
index d93024f9d08..d93024f9d08 100644
--- a/sim/testsuite/sim/bfin/c_cc2stat_cc_an.s
+++ b/sim/testsuite/bfin/c_cc2stat_cc_an.s
diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s b/sim/testsuite/bfin/c_cc2stat_cc_aq.s
index e8b877ebe06..e8b877ebe06 100644
--- a/sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s
+++ b/sim/testsuite/bfin/c_cc2stat_cc_aq.s
diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S b/sim/testsuite/bfin/c_cc2stat_cc_av0.S
index c600902f5d3..c600902f5d3 100644
--- a/sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S
+++ b/sim/testsuite/bfin/c_cc2stat_cc_av0.S
diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S b/sim/testsuite/bfin/c_cc2stat_cc_av1.S
index 28550856cf5..28550856cf5 100644
--- a/sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S
+++ b/sim/testsuite/bfin/c_cc2stat_cc_av1.S
diff --git a/sim/testsuite/sim/bfin/c_cc2stat_cc_az.s b/sim/testsuite/bfin/c_cc2stat_cc_az.s
index 0d8b05bc57e..0d8b05bc57e 100644
--- a/sim/testsuite/sim/bfin/c_cc2stat_cc_az.s
+++ b/sim/testsuite/bfin/c_cc2stat_cc_az.s
diff --git a/sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S b/sim/testsuite/bfin/c_cc_flag_ccmv_depend.S
index 807a7531e6e..807a7531e6e 100644
--- a/sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S
+++ b/sim/testsuite/bfin/c_cc_flag_ccmv_depend.S
diff --git a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft.s
index a36f31ac27e..a36f31ac27e 100644
--- a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s
+++ b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft.s
diff --git a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_s1.s
index 24505c203d9..24505c203d9 100644
--- a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s
+++ b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_s1.s
diff --git a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_sn.s
index 8002cbd14b1..8002cbd14b1 100644
--- a/sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s
+++ b/sim/testsuite/bfin/c_cc_flagdreg_mvbrsft_sn.s
diff --git a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft.s
index 7ad1823fabb..7ad1823fabb 100644
--- a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s
+++ b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft.s
diff --git a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_s1.s
index f0306c9c219..f0306c9c219 100644
--- a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s
+++ b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_s1.s
diff --git a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_sn.S
index 8b041884275..8b041884275 100644
--- a/sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S
+++ b/sim/testsuite/bfin/c_cc_regmvlogi_mvbrsft_sn.S
diff --git a/sim/testsuite/sim/bfin/c_ccflag_a0a1.S b/sim/testsuite/bfin/c_ccflag_a0a1.S
index 8163417f391..8163417f391 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_a0a1.S
+++ b/sim/testsuite/bfin/c_ccflag_a0a1.S
diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_dr.s b/sim/testsuite/bfin/c_ccflag_dr_dr.s
index a72cb0ccb34..a72cb0ccb34 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_dr_dr.s
+++ b/sim/testsuite/bfin/c_ccflag_dr_dr.s
diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s b/sim/testsuite/bfin/c_ccflag_dr_dr_uu.s
index 2709c89fba8..2709c89fba8 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s
+++ b/sim/testsuite/bfin/c_ccflag_dr_dr_uu.s
diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s b/sim/testsuite/bfin/c_ccflag_dr_imm3.s
index e584b80b115..e584b80b115 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s
+++ b/sim/testsuite/bfin/c_ccflag_dr_imm3.s
diff --git a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s b/sim/testsuite/bfin/c_ccflag_dr_imm3_uu.s
index d4a6a480ffd..d4a6a480ffd 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s
+++ b/sim/testsuite/bfin/c_ccflag_dr_imm3_uu.s
diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s b/sim/testsuite/bfin/c_ccflag_pr_imm3.s
index aa6a0eb6abd..aa6a0eb6abd 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s
+++ b/sim/testsuite/bfin/c_ccflag_pr_imm3.s
diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s b/sim/testsuite/bfin/c_ccflag_pr_imm3_uu.s
index 6b1870248c1..6b1870248c1 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s
+++ b/sim/testsuite/bfin/c_ccflag_pr_imm3_uu.s
diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_pr.s b/sim/testsuite/bfin/c_ccflag_pr_pr.s
index ef9db524c4c..ef9db524c4c 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_pr_pr.s
+++ b/sim/testsuite/bfin/c_ccflag_pr_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s b/sim/testsuite/bfin/c_ccflag_pr_pr_uu.s
index 0cde8c23c40..0cde8c23c40 100644
--- a/sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s
+++ b/sim/testsuite/bfin/c_ccflag_pr_pr_uu.s
diff --git a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s b/sim/testsuite/bfin/c_ccmv_cc_dr_dr.s
index b9e4fa6c5ae..b9e4fa6c5ae 100644
--- a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s
+++ b/sim/testsuite/bfin/c_ccmv_cc_dr_dr.s
diff --git a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s b/sim/testsuite/bfin/c_ccmv_cc_dr_pr.s
index 186a199a1de..186a199a1de 100644
--- a/sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s
+++ b/sim/testsuite/bfin/c_ccmv_cc_dr_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s b/sim/testsuite/bfin/c_ccmv_cc_pr_pr.s
index df93ccb11a0..df93ccb11a0 100644
--- a/sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s
+++ b/sim/testsuite/bfin/c_ccmv_cc_pr_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s b/sim/testsuite/bfin/c_ccmv_ncc_dr_dr.s
index 94a6e32dac2..94a6e32dac2 100644
--- a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s
+++ b/sim/testsuite/bfin/c_ccmv_ncc_dr_dr.s
diff --git a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s b/sim/testsuite/bfin/c_ccmv_ncc_dr_pr.s
index 1b981ac8ec6..1b981ac8ec6 100644
--- a/sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s
+++ b/sim/testsuite/bfin/c_ccmv_ncc_dr_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s b/sim/testsuite/bfin/c_ccmv_ncc_pr_pr.s
index 58c38edd537..58c38edd537 100644
--- a/sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s
+++ b/sim/testsuite/bfin/c_ccmv_ncc_pr_pr.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s b/sim/testsuite/bfin/c_comp3op_dr_and_dr.s
index 567187b53a5..567187b53a5 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s
+++ b/sim/testsuite/bfin/c_comp3op_dr_and_dr.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s b/sim/testsuite/bfin/c_comp3op_dr_minus_dr.s
index ebf2b0bd937..ebf2b0bd937 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s
+++ b/sim/testsuite/bfin/c_comp3op_dr_minus_dr.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_mix.s b/sim/testsuite/bfin/c_comp3op_dr_mix.s
index 492091866f5..492091866f5 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_dr_mix.s
+++ b/sim/testsuite/bfin/c_comp3op_dr_mix.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s b/sim/testsuite/bfin/c_comp3op_dr_or_dr.s
index 36e6401f678..36e6401f678 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s
+++ b/sim/testsuite/bfin/c_comp3op_dr_or_dr.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s b/sim/testsuite/bfin/c_comp3op_dr_plus_dr.s
index fff4cb71b62..fff4cb71b62 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s
+++ b/sim/testsuite/bfin/c_comp3op_dr_plus_dr.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s b/sim/testsuite/bfin/c_comp3op_dr_xor_dr.s
index fa0db63ed56..fa0db63ed56 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s
+++ b/sim/testsuite/bfin/c_comp3op_dr_xor_dr.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh1.s
index f570a5f1fb6..f570a5f1fb6 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s
+++ b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh1.s
diff --git a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh2.s
index dd86726dfcc..dd86726dfcc 100644
--- a/sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s
+++ b/sim/testsuite/bfin/c_comp3op_pr_plus_pr_sh2.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_n.s
index af3406b0ae2..af3406b0ae2 100644
--- a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s
+++ b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_n.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_p.s
index 66b453791c8..66b453791c8 100644
--- a/sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s
+++ b/sim/testsuite/bfin/c_compi2opd_dr_add_i7_p.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_n.s
index 509929de275..509929de275 100644
--- a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s
+++ b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_n.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_p.s
index 5e792cc4ff1..5e792cc4ff1 100644
--- a/sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s
+++ b/sim/testsuite/bfin/c_compi2opd_dr_eq_i7_p.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opd_flags.S b/sim/testsuite/bfin/c_compi2opd_flags.S
index 5438e91d4a8..5438e91d4a8 100644
--- a/sim/testsuite/sim/bfin/c_compi2opd_flags.S
+++ b/sim/testsuite/bfin/c_compi2opd_flags.S
diff --git a/sim/testsuite/sim/bfin/c_compi2opd_flags_2.S b/sim/testsuite/bfin/c_compi2opd_flags_2.S
index 83bf1b05eeb..83bf1b05eeb 100644
--- a/sim/testsuite/sim/bfin/c_compi2opd_flags_2.S
+++ b/sim/testsuite/bfin/c_compi2opd_flags_2.S
diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_n.s
index b63cb86a052..b63cb86a052 100644
--- a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s
+++ b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_n.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_p.s
index 75336a8449e..75336a8449e 100644
--- a/sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s
+++ b/sim/testsuite/bfin/c_compi2opp_pr_add_i7_p.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_n.s
index efeeb692de0..efeeb692de0 100644
--- a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s
+++ b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_n.s
diff --git a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_p.s
index 75433bcb18e..75433bcb18e 100644
--- a/sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s
+++ b/sim/testsuite/bfin/c_compi2opp_pr_eq_i7_p.s
diff --git a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s b/sim/testsuite/bfin/c_dagmodik_lnz_imgebl.s
index cea97ad4fac..cea97ad4fac 100644
--- a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s
+++ b/sim/testsuite/bfin/c_dagmodik_lnz_imgebl.s
diff --git a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s b/sim/testsuite/bfin/c_dagmodik_lnz_imltbl.s
index 7142682863d..7142682863d 100644
--- a/sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s
+++ b/sim/testsuite/bfin/c_dagmodik_lnz_imltbl.s
diff --git a/sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s b/sim/testsuite/bfin/c_dagmodik_lz_inc_dec.s
index 64ac9466463..64ac9466463 100644
--- a/sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s
+++ b/sim/testsuite/bfin/c_dagmodik_lz_inc_dec.s
diff --git a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s b/sim/testsuite/bfin/c_dagmodim_lnz_imgebl.s
index 4189c054716..4189c054716 100644
--- a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s
+++ b/sim/testsuite/bfin/c_dagmodim_lnz_imgebl.s
diff --git a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s b/sim/testsuite/bfin/c_dagmodim_lnz_imltbl.s
index 152c94b15fa..152c94b15fa 100644
--- a/sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s
+++ b/sim/testsuite/bfin/c_dagmodim_lnz_imltbl.s
diff --git a/sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s b/sim/testsuite/bfin/c_dagmodim_lz_inc_dec.s
index 094a7d82d6d..094a7d82d6d 100644
--- a/sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s
+++ b/sim/testsuite/bfin/c_dagmodim_lz_inc_dec.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s b/sim/testsuite/bfin/c_dsp32alu_a0_pm_a1.s
index dda7ddd2657..dda7ddd2657 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s
+++ b/sim/testsuite/bfin/c_dsp32alu_a0_pm_a1.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s b/sim/testsuite/bfin/c_dsp32alu_a0a1s.s
index ee20bb70031..ee20bb70031 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s
+++ b/sim/testsuite/bfin/c_dsp32alu_a0a1s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s b/sim/testsuite/bfin/c_dsp32alu_a_abs_a.s
index 3a839725743..3a839725743 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s
+++ b/sim/testsuite/bfin/c_dsp32alu_a_abs_a.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s b/sim/testsuite/bfin/c_dsp32alu_a_neg_a.s
index 263e900dc6d..263e900dc6d 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s
+++ b/sim/testsuite/bfin/c_dsp32alu_a_neg_a.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s b/sim/testsuite/bfin/c_dsp32alu_aa_absabs.s
index fd505f0c6c0..fd505f0c6c0 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s
+++ b/sim/testsuite/bfin/c_dsp32alu_aa_absabs.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s b/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s
index 4d6f4bf8e0a..4d6f4bf8e0a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s
+++ b/sim/testsuite/bfin/c_dsp32alu_aa_negneg.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_abs.s b/sim/testsuite/bfin/c_dsp32alu_abs.s
index 0504a7b3372..0504a7b3372 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_abs.s
+++ b/sim/testsuite/bfin/c_dsp32alu_abs.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_absabs.s b/sim/testsuite/bfin/c_dsp32alu_absabs.s
index bb1cafc29c3..bb1cafc29c3 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_absabs.s
+++ b/sim/testsuite/bfin/c_dsp32alu_absabs.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s b/sim/testsuite/bfin/c_dsp32alu_alhwx.s
index 3ca87a72a93..3ca87a72a93 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s
+++ b/sim/testsuite/bfin/c_dsp32alu_alhwx.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_awx.s b/sim/testsuite/bfin/c_dsp32alu_awx.s
index 652264c37f5..652264c37f5 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_awx.s
+++ b/sim/testsuite/bfin/c_dsp32alu_awx.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s b/sim/testsuite/bfin/c_dsp32alu_byteop1ew.s
index ff20a191974..ff20a191974 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s
+++ b/sim/testsuite/bfin/c_dsp32alu_byteop1ew.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s b/sim/testsuite/bfin/c_dsp32alu_byteop2.s
index 544a5bd5309..544a5bd5309 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s
+++ b/sim/testsuite/bfin/c_dsp32alu_byteop2.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s b/sim/testsuite/bfin/c_dsp32alu_byteop3.s
index af32c06b923..af32c06b923 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s
+++ b/sim/testsuite/bfin/c_dsp32alu_byteop3.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s b/sim/testsuite/bfin/c_dsp32alu_bytepack.s
index 731a692d909..731a692d909 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s
+++ b/sim/testsuite/bfin/c_dsp32alu_bytepack.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s b/sim/testsuite/bfin/c_dsp32alu_byteunpack.s
index 95fa30a9c4b..95fa30a9c4b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s
+++ b/sim/testsuite/bfin/c_dsp32alu_byteunpack.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s b/sim/testsuite/bfin/c_dsp32alu_disalnexcpt.s
index ef5d916f519..ef5d916f519 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s
+++ b/sim/testsuite/bfin/c_dsp32alu_disalnexcpt.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_max.s b/sim/testsuite/bfin/c_dsp32alu_max.s
index 74d36f97673..74d36f97673 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_max.s
+++ b/sim/testsuite/bfin/c_dsp32alu_max.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s b/sim/testsuite/bfin/c_dsp32alu_maxmax.s
index 8e39d22a8f4..8e39d22a8f4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s
+++ b/sim/testsuite/bfin/c_dsp32alu_maxmax.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_min.s b/sim/testsuite/bfin/c_dsp32alu_min.s
index b36eaac84e2..b36eaac84e2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_min.s
+++ b/sim/testsuite/bfin/c_dsp32alu_min.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_minmin.s b/sim/testsuite/bfin/c_dsp32alu_minmin.s
index 4106245bddc..4106245bddc 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_minmin.s
+++ b/sim/testsuite/bfin/c_dsp32alu_minmin.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_mix.s b/sim/testsuite/bfin/c_dsp32alu_mix.s
index e54523caaf1..e54523caaf1 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_mix.s
+++ b/sim/testsuite/bfin/c_dsp32alu_mix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s b/sim/testsuite/bfin/c_dsp32alu_r_lh_a0pa1.s
index 931662b624a..931662b624a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s
+++ b/sim/testsuite/bfin/c_dsp32alu_r_lh_a0pa1.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s b/sim/testsuite/bfin/c_dsp32alu_r_negneg.s
index 9c9d60cf985..9c9d60cf985 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s
+++ b/sim/testsuite/bfin/c_dsp32alu_r_negneg.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s b/sim/testsuite/bfin/c_dsp32alu_rh_m.s
index ba4dfa37d6b..ba4dfa37d6b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rh_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s b/sim/testsuite/bfin/c_dsp32alu_rh_p.s
index fb7d3fa8b5b..fb7d3fa8b5b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rh_p.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_m.s
index daf114a690f..daf114a690f 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_p.s
index fe54a8629df..fe54a8629df 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd12_p.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_m.s
index 82833940aae..82833940aae 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_p.s
index 231db0216ca..231db0216ca 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rh_rnd20_p.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s b/sim/testsuite/bfin/c_dsp32alu_rl_m.s
index d942d915c7d..d942d915c7d 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rl_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s b/sim/testsuite/bfin/c_dsp32alu_rl_p.s
index 3c037bdaef3..3c037bdaef3 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rl_p.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_m.s
index 3beee88c934..3beee88c934 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_p.s
index bc159a29e41..bc159a29e41 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd12_p.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_m.s
index 4916fd069f7..4916fd069f7 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_p.s
index ced4fccc693..ced4fccc693 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rl_rnd20_p.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s b/sim/testsuite/bfin/c_dsp32alu_rlh_rnd.s
index b7f0c2a03e9..b7f0c2a03e9 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rlh_rnd.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rm.s b/sim/testsuite/bfin/c_dsp32alu_rm.s
index f8c1407c94b..f8c1407c94b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rm.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rm.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rmm.s b/sim/testsuite/bfin/c_dsp32alu_rmm.s
index 85170a8db22..85170a8db22 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rmm.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rmm.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rmp.s b/sim/testsuite/bfin/c_dsp32alu_rmp.s
index b15397d37cc..b15397d37cc 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rmp.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rmp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rp.s b/sim/testsuite/bfin/c_dsp32alu_rp.s
index 6984bc4a9a3..6984bc4a9a3 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rp.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rpm.s b/sim/testsuite/bfin/c_dsp32alu_rpm.s
index ebdec07bcc8..ebdec07bcc8 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rpm.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rpm.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rpp.s b/sim/testsuite/bfin/c_dsp32alu_rpp.s
index 5a69267921e..5a69267921e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rpp.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rpp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s b/sim/testsuite/bfin/c_dsp32alu_rr_lph_a1a0.s
index 5ce3598f7ba..5ce3598f7ba 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rr_lph_a1a0.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s b/sim/testsuite/bfin/c_dsp32alu_rrpm.s
index 2ced758fd0e..2ced758fd0e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrpm.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s b/sim/testsuite/bfin/c_dsp32alu_rrpm_aa.s
index 7c1e3a3a3e2..7c1e3a3a3e2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrpm_aa.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s b/sim/testsuite/bfin/c_dsp32alu_rrpmmp.s
index 6951a9fe2f0..6951a9fe2f0 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrpmmp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft.s
index bd48482a99e..bd48482a99e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft_x.s
index f8711a50028..f8711a50028 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrpmmp_sft_x.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s b/sim/testsuite/bfin/c_dsp32alu_rrppmm.s
index 3d62e568333..3d62e568333 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrppmm.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft.s
index 027f51690b8..027f51690b8 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft_x.s
index 32913f69b28..32913f69b28 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s
+++ b/sim/testsuite/bfin/c_dsp32alu_rrppmm_sft_x.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_saa.s b/sim/testsuite/bfin/c_dsp32alu_saa.s
index 6cb577e4084..6cb577e4084 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_saa.s
+++ b/sim/testsuite/bfin/c_dsp32alu_saa.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S b/sim/testsuite/bfin/c_dsp32alu_sat_aa.S
index 981de014396..981de014396 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S
+++ b/sim/testsuite/bfin/c_dsp32alu_sat_aa.S
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_search.s b/sim/testsuite/bfin/c_dsp32alu_search.s
index 68b3d324c97..68b3d324c97 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_search.s
+++ b/sim/testsuite/bfin/c_dsp32alu_search.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32alu_sgn.s b/sim/testsuite/bfin/c_dsp32alu_sgn.s
index de36c20217c..de36c20217c 100644
--- a/sim/testsuite/sim/bfin/c_dsp32alu_sgn.s
+++ b/sim/testsuite/bfin/c_dsp32alu_sgn.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s b/sim/testsuite/bfin/c_dsp32mac_a1a0.s
index 25c2a2d4eac..25c2a2d4eac 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s
+++ b/sim/testsuite/bfin/c_dsp32mac_a1a0.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s b/sim/testsuite/bfin/c_dsp32mac_a1a0_iuw32.s
index 16910ff1d85..16910ff1d85 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s
+++ b/sim/testsuite/bfin/c_dsp32mac_a1a0_iuw32.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s b/sim/testsuite/bfin/c_dsp32mac_a1a0_m.s
index 69d54d3c1b4..69d54d3c1b4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s
+++ b/sim/testsuite/bfin/c_dsp32mac_a1a0_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0.s
index 71bd916188d..71bd916188d 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_i.s
index 4696075da0b..4696075da0b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_ih.s
index 3735995a74b..3735995a74b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_ih.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_is.s
index 9c109492b58..9c109492b58 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_iu.s
index 2017459c649..2017459c649 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_iu.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_m.s
index dcdbae05011..dcdbae05011 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_s.s
index 2288130d1ed..2288130d1ed 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_t.s
index f72f8cc31fe..f72f8cc31fe 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_t.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_tu.s
index 61c46706e88..61c46706e88 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_tu.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s b/sim/testsuite/bfin/c_dsp32mac_dr_a0_u.s
index 5ca5cac1605..5ca5cac1605 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a0_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1.s
index 33c59814bc2..33c59814bc2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_i.s
index de42387a3cd..de42387a3cd 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_ih.s
index ae209903555..ae209903555 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_ih.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_is.s
index 2d9746801a4..2d9746801a4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_iu.s
index 8f36ac3f74e..8f36ac3f74e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_iu.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_m.s
index b44d5e662a9..b44d5e662a9 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_s.s
index 1059673f041..1059673f041 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_t.s
index 7dc39255ec5..7dc39255ec5 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_t.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_tu.s
index 259def754b9..259def754b9 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_tu.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1_u.s
index 1f78e34bbb2..1f78e34bbb2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0.s
index e84f3d59030..e84f3d59030 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_iutsh.s
index 8f9e70c5ee9..8f9e70c5ee9 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_iutsh.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_m.s
index 2b6f741ac8a..2b6f741ac8a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s
+++ b/sim/testsuite/bfin/c_dsp32mac_dr_a1a0_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_mix.s b/sim/testsuite/bfin/c_dsp32mac_mix.s
index a5a28c7e2a8..a5a28c7e2a8 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_mix.s
+++ b/sim/testsuite/bfin/c_dsp32mac_mix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0.s
index e47600e3121..e47600e3121 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_i.s
index 75782f8b4f5..75782f8b4f5 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_is.s
index 55f6c0585d1..55f6c0585d1 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_m.s
index 075704f6595..075704f6595 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_s.s
index 77e36d8d4b9..77e36d8d4b9 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s b/sim/testsuite/bfin/c_dsp32mac_pair_a0_u.s
index 000fe6b3395..000fe6b3395 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a0_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1.s
index 36d8e2a0c6e..36d8e2a0c6e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_i.s
index 8ac571dcf8d..8ac571dcf8d 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_is.s
index 58d9735d72c..58d9735d72c 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_m.s
index f93e7a535ff..f93e7a535ff 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_s.s
index 2cc1ec670d0..2cc1ec670d0 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1_u.s
index 26cfbd5659c..26cfbd5659c 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0.s
index d7bd4b40f60..d7bd4b40f60 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_i.s
index 24d66fb71f5..24d66fb71f5 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_is.s
index b719318590d..b719318590d 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_m.s
index 2725fa9c2f1..2725fa9c2f1 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_s.s
index ce66ae0f6c7..ce66ae0f6c7 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_u.s
index 1b2707e0d11..1b2707e0d11 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_a1a0_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s b/sim/testsuite/bfin/c_dsp32mac_pair_mix.s
index 714fedd9c21..714fedd9c21 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s
+++ b/sim/testsuite/bfin/c_dsp32mac_pair_mix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr.s b/sim/testsuite/bfin/c_dsp32mult_dr.s
index 5ae44cbc2d4..5ae44cbc2d4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s b/sim/testsuite/bfin/c_dsp32mult_dr_i.s
index b0b34d5cd28..b0b34d5cd28 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s b/sim/testsuite/bfin/c_dsp32mult_dr_ih.s
index 5236375034a..5236375034a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_ih.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s b/sim/testsuite/bfin/c_dsp32mult_dr_is.s
index f0813428440..f0813428440 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s b/sim/testsuite/bfin/c_dsp32mult_dr_iu.s
index 83b1bc00b7f..83b1bc00b7f 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_iu.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s b/sim/testsuite/bfin/c_dsp32mult_dr_m.s
index 3e42caeaf81..3e42caeaf81 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_i.s
index 6860a130501..6860a130501 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_iutsh.s
index 4f384601777..4f384601777 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_iutsh.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_s.s
index 670d9d341c9..670d9d341c9 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_t.s
index 4dc42e8f979..4dc42e8f979 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_t.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s b/sim/testsuite/bfin/c_dsp32mult_dr_m_u.s
index c07b13631a4..c07b13631a4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_m_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s b/sim/testsuite/bfin/c_dsp32mult_dr_mix.s
index 794cbfc2b57..794cbfc2b57 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_mix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s b/sim/testsuite/bfin/c_dsp32mult_dr_s.s
index 1f3f9678a8f..1f3f9678a8f 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s b/sim/testsuite/bfin/c_dsp32mult_dr_t.s
index fd2fe020aab..fd2fe020aab 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_t.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s b/sim/testsuite/bfin/c_dsp32mult_dr_tu.s
index 81ad93388bd..81ad93388bd 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_tu.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s b/sim/testsuite/bfin/c_dsp32mult_dr_u.s
index 47ae1b9c36f..47ae1b9c36f 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s
+++ b/sim/testsuite/bfin/c_dsp32mult_dr_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair.s b/sim/testsuite/bfin/c_dsp32mult_pair.s
index 99d35045c86..99d35045c86 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s b/sim/testsuite/bfin/c_dsp32mult_pair_i.s
index 2d0d3207430..2d0d3207430 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s b/sim/testsuite/bfin/c_dsp32mult_pair_is.s
index d4a7d888a2f..d4a7d888a2f 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s b/sim/testsuite/bfin/c_dsp32mult_pair_m.s
index 73ab875560f..73ab875560f 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_m.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_i.s
index b865be0c5e8..b865be0c5e8 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_i.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_is.s
index 073b7f32411..073b7f32411 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_is.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_s.s
index 71b95eb19ec..71b95eb19ec 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s b/sim/testsuite/bfin/c_dsp32mult_pair_m_u.s
index d7f66331c73..d7f66331c73 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_m_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s b/sim/testsuite/bfin/c_dsp32mult_pair_s.s
index dae15529bd7..dae15529bd7 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s b/sim/testsuite/bfin/c_dsp32mult_pair_u.s
index 0c570b29a47..0c570b29a47 100644
--- a/sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s
+++ b/sim/testsuite/bfin/c_dsp32mult_pair_u.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s b/sim/testsuite/bfin/c_dsp32shift_a0alr.s
index 4b625aa8546..4b625aa8546 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s
+++ b/sim/testsuite/bfin/c_dsp32shift_a0alr.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_af.s b/sim/testsuite/bfin/c_dsp32shift_af.s
index c93587b7c51..c93587b7c51 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_af.s
+++ b/sim/testsuite/bfin/c_dsp32shift_af.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_af_s.s b/sim/testsuite/bfin/c_dsp32shift_af_s.s
index e94f7cbb51b..e94f7cbb51b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_af_s.s
+++ b/sim/testsuite/bfin/c_dsp32shift_af_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln.s
index 9a37aef16a3..9a37aef16a3 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln_s.s
index dd6b8d48574..dd6b8d48574 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_ln_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp.s
index ecfa5f61d28..ecfa5f61d28 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp_s.s
index b07eed8578e..b07eed8578e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_lp_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn.s
index aaa282c845a..aaa282c845a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn_s.s
index 503671e2de2..503671e2de2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rn_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp.s
index e3480d5aa88..e3480d5aa88 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp_s.s
index 3e467f228ac..3e467f228ac 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahalf_rp_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahh.s b/sim/testsuite/bfin/c_dsp32shift_ahh.s
index 2051cf9c05f..2051cf9c05f 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahh.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahh.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s b/sim/testsuite/bfin/c_dsp32shift_ahh_s.s
index b948e90d8c2..b948e90d8c2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ahh_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_align16.s b/sim/testsuite/bfin/c_dsp32shift_align16.s
index a6fd2841036..a6fd2841036 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_align16.s
+++ b/sim/testsuite/bfin/c_dsp32shift_align16.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_align24.s b/sim/testsuite/bfin/c_dsp32shift_align24.s
index bc33c581d42..bc33c581d42 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_align24.s
+++ b/sim/testsuite/bfin/c_dsp32shift_align24.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_align8.s b/sim/testsuite/bfin/c_dsp32shift_align8.s
index ce1f82bee24..ce1f82bee24 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_align8.s
+++ b/sim/testsuite/bfin/c_dsp32shift_align8.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_amix.s b/sim/testsuite/bfin/c_dsp32shift_amix.s
index af59e3f2f31..af59e3f2f31 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_amix.s
+++ b/sim/testsuite/bfin/c_dsp32shift_amix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s b/sim/testsuite/bfin/c_dsp32shift_bitmux.s
index d962b278562..d962b278562 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s
+++ b/sim/testsuite/bfin/c_dsp32shift_bitmux.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_bxor.s b/sim/testsuite/bfin/c_dsp32shift_bxor.s
index 18b148b28da..18b148b28da 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_bxor.s
+++ b/sim/testsuite/bfin/c_dsp32shift_bxor.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s b/sim/testsuite/bfin/c_dsp32shift_expadj_h.s
index 30ecd6186e7..30ecd6186e7 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s
+++ b/sim/testsuite/bfin/c_dsp32shift_expadj_h.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s b/sim/testsuite/bfin/c_dsp32shift_expadj_l.s
index 237850b0bc2..237850b0bc2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s
+++ b/sim/testsuite/bfin/c_dsp32shift_expadj_l.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s b/sim/testsuite/bfin/c_dsp32shift_expadj_r.s
index c557cbfa638..c557cbfa638 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s
+++ b/sim/testsuite/bfin/c_dsp32shift_expadj_r.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s b/sim/testsuite/bfin/c_dsp32shift_expexp_r.s
index 4e9186b5f18..4e9186b5f18 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s
+++ b/sim/testsuite/bfin/c_dsp32shift_expexp_r.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s b/sim/testsuite/bfin/c_dsp32shift_fdepx.s
index 5e843fe550b..5e843fe550b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s
+++ b/sim/testsuite/bfin/c_dsp32shift_fdepx.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_fextx.s b/sim/testsuite/bfin/c_dsp32shift_fextx.s
index 13ba90c136b..13ba90c136b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_fextx.s
+++ b/sim/testsuite/bfin/c_dsp32shift_fextx.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lf.s b/sim/testsuite/bfin/c_dsp32shift_lf.s
index 88ee774ed49..88ee774ed49 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_lf.s
+++ b/sim/testsuite/bfin/c_dsp32shift_lf.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_ln.s
index df47e33f7be..df47e33f7be 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s
+++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_ln.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_lp.s
index 6000715ae7a..6000715ae7a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s
+++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_lp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_rn.s
index a5b6563674c..a5b6563674c 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s
+++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_rn.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s b/sim/testsuite/bfin/c_dsp32shift_lhalf_rp.s
index 45fa6a06f4d..45fa6a06f4d 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s
+++ b/sim/testsuite/bfin/c_dsp32shift_lhalf_rp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lhh.s b/sim/testsuite/bfin/c_dsp32shift_lhh.s
index 472298758f4..472298758f4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_lhh.s
+++ b/sim/testsuite/bfin/c_dsp32shift_lhh.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_lmix.s b/sim/testsuite/bfin/c_dsp32shift_lmix.s
index 2a3c360772a..2a3c360772a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_lmix.s
+++ b/sim/testsuite/bfin/c_dsp32shift_lmix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_ones.s b/sim/testsuite/bfin/c_dsp32shift_ones.s
index 40977773cf0..40977773cf0 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_ones.s
+++ b/sim/testsuite/bfin/c_dsp32shift_ones.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_pack.s b/sim/testsuite/bfin/c_dsp32shift_pack.s
index 56473094eff..56473094eff 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_pack.s
+++ b/sim/testsuite/bfin/c_dsp32shift_pack.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_rot.s b/sim/testsuite/bfin/c_dsp32shift_rot.s
index d4b2ff293f4..d4b2ff293f4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_rot.s
+++ b/sim/testsuite/bfin/c_dsp32shift_rot.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s b/sim/testsuite/bfin/c_dsp32shift_rot_mix.s
index 7639b99535a..7639b99535a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s
+++ b/sim/testsuite/bfin/c_dsp32shift_rot_mix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s b/sim/testsuite/bfin/c_dsp32shift_signbits_r.s
index 6bdb7a0496a..6bdb7a0496a 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s
+++ b/sim/testsuite/bfin/c_dsp32shift_signbits_r.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s b/sim/testsuite/bfin/c_dsp32shift_signbits_rh.s
index 8ae46aeff14..8ae46aeff14 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s
+++ b/sim/testsuite/bfin/c_dsp32shift_signbits_rh.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s b/sim/testsuite/bfin/c_dsp32shift_signbits_rl.s
index 3f3ccfd9948..3f3ccfd9948 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s
+++ b/sim/testsuite/bfin/c_dsp32shift_signbits_rl.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_vmax.s b/sim/testsuite/bfin/c_dsp32shift_vmax.s
index 4f3ccd1b5b6..4f3ccd1b5b6 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_vmax.s
+++ b/sim/testsuite/bfin/c_dsp32shift_vmax.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s b/sim/testsuite/bfin/c_dsp32shift_vmaxvmax.s
index 0d4722ae60d..0d4722ae60d 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s
+++ b/sim/testsuite/bfin/c_dsp32shift_vmaxvmax.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s b/sim/testsuite/bfin/c_dsp32shiftim_a0alr.s
index 13bd53293f2..13bd53293f2 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_a0alr.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_af.s b/sim/testsuite/bfin/c_dsp32shiftim_af.s
index 1c994f4331b..1c994f4331b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_af.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_af.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s b/sim/testsuite/bfin/c_dsp32shiftim_af_s.s
index 5fdf02a0efc..5fdf02a0efc 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_af_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln.s
index e911d3a587e..e911d3a587e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln_s.s
index aa28f3fa167..aa28f3fa167 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_ln_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp.s
index 44e8882a31c..44e8882a31c 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp_s.s
index 45b2a7e44db..45b2a7e44db 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_lp_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn.s
index 30d84f26429..30d84f26429 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn_s.s
index 20770d579e5..20770d579e5 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rn_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp.s
index 471795eedaf..471795eedaf 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp_s.s
index 6429fb10ab4..6429fb10ab4 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahalf_rp_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s b/sim/testsuite/bfin/c_dsp32shiftim_ahh.s
index 79d19242536..79d19242536 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahh.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s b/sim/testsuite/bfin/c_dsp32shiftim_ahh_s.s
index 9e69f2a901e..9e69f2a901e 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_ahh_s.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s b/sim/testsuite/bfin/c_dsp32shiftim_amix.s
index d1c0c20ea34..d1c0c20ea34 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_amix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s b/sim/testsuite/bfin/c_dsp32shiftim_lf.s
index 30831731d28..30831731d28 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_lf.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_ln.s
index 36004fd1911..36004fd1911 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_ln.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_lp.s
index 53e53f2ab21..53e53f2ab21 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_lp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rn.s
index a14a4c3fa1b..a14a4c3fa1b 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rn.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rp.s
index a26a3ebc766..a26a3ebc766 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_lhalf_rp.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s b/sim/testsuite/bfin/c_dsp32shiftim_lhh.s
index e129dcad5bf..e129dcad5bf 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_lhh.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s b/sim/testsuite/bfin/c_dsp32shiftim_lmix.s
index 82845fff7da..82845fff7da 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_lmix.s
diff --git a/sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s b/sim/testsuite/bfin/c_dsp32shiftim_rot.s
index 0b47eda1a2c..0b47eda1a2c 100644
--- a/sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s
+++ b/sim/testsuite/bfin/c_dsp32shiftim_rot.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s b/sim/testsuite/bfin/c_dspldst_ld_dr_i.s
index 02743cc2ef3..02743cc2ef3 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s
+++ b/sim/testsuite/bfin/c_dspldst_ld_dr_i.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s b/sim/testsuite/bfin/c_dspldst_ld_dr_ipp.s
index d94dfc29e80..d94dfc29e80 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s
+++ b/sim/testsuite/bfin/c_dspldst_ld_dr_ipp.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s b/sim/testsuite/bfin/c_dspldst_ld_dr_ippm.s
index abdc823222e..abdc823222e 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s
+++ b/sim/testsuite/bfin/c_dspldst_ld_dr_ippm.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s b/sim/testsuite/bfin/c_dspldst_ld_drhi_i.s
index 3ada17568f0..3ada17568f0 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s
+++ b/sim/testsuite/bfin/c_dspldst_ld_drhi_i.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s b/sim/testsuite/bfin/c_dspldst_ld_drhi_ipp.s
index e4531af597c..e4531af597c 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s
+++ b/sim/testsuite/bfin/c_dspldst_ld_drhi_ipp.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s b/sim/testsuite/bfin/c_dspldst_ld_drlo_i.s
index aec575ce3d1..aec575ce3d1 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s
+++ b/sim/testsuite/bfin/c_dspldst_ld_drlo_i.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s b/sim/testsuite/bfin/c_dspldst_ld_drlo_ipp.s
index d47b6b803d4..d47b6b803d4 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s
+++ b/sim/testsuite/bfin/c_dspldst_ld_drlo_ipp.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s b/sim/testsuite/bfin/c_dspldst_st_dr_i.s
index 7434607f874..7434607f874 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s
+++ b/sim/testsuite/bfin/c_dspldst_st_dr_i.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s b/sim/testsuite/bfin/c_dspldst_st_dr_ipp.s
index 87404a15053..87404a15053 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s
+++ b/sim/testsuite/bfin/c_dspldst_st_dr_ipp.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s b/sim/testsuite/bfin/c_dspldst_st_dr_ippm.s
index 9b088386970..9b088386970 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s
+++ b/sim/testsuite/bfin/c_dspldst_st_dr_ippm.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s b/sim/testsuite/bfin/c_dspldst_st_drhi_i.s
index a5aefc89822..a5aefc89822 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s
+++ b/sim/testsuite/bfin/c_dspldst_st_drhi_i.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s b/sim/testsuite/bfin/c_dspldst_st_drhi_ipp.s
index 4e25d9d0c68..4e25d9d0c68 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s
+++ b/sim/testsuite/bfin/c_dspldst_st_drhi_ipp.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s b/sim/testsuite/bfin/c_dspldst_st_drlo_i.s
index 7b36691609a..7b36691609a 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s
+++ b/sim/testsuite/bfin/c_dspldst_st_drlo_i.s
diff --git a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s b/sim/testsuite/bfin/c_dspldst_st_drlo_ipp.s
index 08483e38ba6..08483e38ba6 100644
--- a/sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s
+++ b/sim/testsuite/bfin/c_dspldst_st_drlo_ipp.s
diff --git a/sim/testsuite/sim/bfin/c_except_illopcode.S b/sim/testsuite/bfin/c_except_illopcode.S
index bf6c66d22ee..bf6c66d22ee 100644
--- a/sim/testsuite/sim/bfin/c_except_illopcode.S
+++ b/sim/testsuite/bfin/c_except_illopcode.S
diff --git a/sim/testsuite/sim/bfin/c_except_sys_sstep.S b/sim/testsuite/bfin/c_except_sys_sstep.S
index c7195553b69..c7195553b69 100644
--- a/sim/testsuite/sim/bfin/c_except_sys_sstep.S
+++ b/sim/testsuite/bfin/c_except_sys_sstep.S
diff --git a/sim/testsuite/sim/bfin/c_except_user_mode.S b/sim/testsuite/bfin/c_except_user_mode.S
index 8c71bd7f3a9..8c71bd7f3a9 100644
--- a/sim/testsuite/sim/bfin/c_except_user_mode.S
+++ b/sim/testsuite/bfin/c_except_user_mode.S
diff --git a/sim/testsuite/sim/bfin/c_interr_disable.S b/sim/testsuite/bfin/c_interr_disable.S
index 5a646232db4..5a646232db4 100644
--- a/sim/testsuite/sim/bfin/c_interr_disable.S
+++ b/sim/testsuite/bfin/c_interr_disable.S
diff --git a/sim/testsuite/sim/bfin/c_interr_disable_enable.S b/sim/testsuite/bfin/c_interr_disable_enable.S
index ac28cdb6e99..ac28cdb6e99 100644
--- a/sim/testsuite/sim/bfin/c_interr_disable_enable.S
+++ b/sim/testsuite/bfin/c_interr_disable_enable.S
diff --git a/sim/testsuite/sim/bfin/c_interr_excpt.S b/sim/testsuite/bfin/c_interr_excpt.S
index 911a78e8b1a..911a78e8b1a 100644
--- a/sim/testsuite/sim/bfin/c_interr_excpt.S
+++ b/sim/testsuite/bfin/c_interr_excpt.S
diff --git a/sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S b/sim/testsuite/bfin/c_interr_loopsetup_stld.S
index 824b53e2848..824b53e2848 100644
--- a/sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S
+++ b/sim/testsuite/bfin/c_interr_loopsetup_stld.S
diff --git a/sim/testsuite/sim/bfin/c_interr_nested.S b/sim/testsuite/bfin/c_interr_nested.S
index 55af970ec7d..55af970ec7d 100644
--- a/sim/testsuite/sim/bfin/c_interr_nested.S
+++ b/sim/testsuite/bfin/c_interr_nested.S
diff --git a/sim/testsuite/sim/bfin/c_interr_nmi.S b/sim/testsuite/bfin/c_interr_nmi.S
index 51244946f39..51244946f39 100644
--- a/sim/testsuite/sim/bfin/c_interr_nmi.S
+++ b/sim/testsuite/bfin/c_interr_nmi.S
diff --git a/sim/testsuite/sim/bfin/c_interr_pending.S b/sim/testsuite/bfin/c_interr_pending.S
index 96b5a9604d5..96b5a9604d5 100644
--- a/sim/testsuite/sim/bfin/c_interr_pending.S
+++ b/sim/testsuite/bfin/c_interr_pending.S
diff --git a/sim/testsuite/sim/bfin/c_interr_pending_2.S b/sim/testsuite/bfin/c_interr_pending_2.S
index 2f1cf6c3540..2f1cf6c3540 100644
--- a/sim/testsuite/sim/bfin/c_interr_pending_2.S
+++ b/sim/testsuite/bfin/c_interr_pending_2.S
diff --git a/sim/testsuite/sim/bfin/c_interr_timer.S b/sim/testsuite/bfin/c_interr_timer.S
index 181213eb592..181213eb592 100644
--- a/sim/testsuite/sim/bfin/c_interr_timer.S
+++ b/sim/testsuite/bfin/c_interr_timer.S
diff --git a/sim/testsuite/sim/bfin/c_interr_timer_reload.S b/sim/testsuite/bfin/c_interr_timer_reload.S
index d84e5f531a1..d84e5f531a1 100644
--- a/sim/testsuite/sim/bfin/c_interr_timer_reload.S
+++ b/sim/testsuite/bfin/c_interr_timer_reload.S
diff --git a/sim/testsuite/sim/bfin/c_interr_timer_tcount.S b/sim/testsuite/bfin/c_interr_timer_tcount.S
index cc8fddc1102..cc8fddc1102 100644
--- a/sim/testsuite/sim/bfin/c_interr_timer_tcount.S
+++ b/sim/testsuite/bfin/c_interr_timer_tcount.S
diff --git a/sim/testsuite/sim/bfin/c_interr_timer_tscale.S b/sim/testsuite/bfin/c_interr_timer_tscale.S
index f8a87ac936f..f8a87ac936f 100644
--- a/sim/testsuite/sim/bfin/c_interr_timer_tscale.S
+++ b/sim/testsuite/bfin/c_interr_timer_tscale.S
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s b/sim/testsuite/bfin/c_ldimmhalf_dreg.s
index b39e4e1734b..b39e4e1734b 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s b/sim/testsuite/bfin/c_ldimmhalf_drhi.s
index 3b7194adf2b..3b7194adf2b 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_drhi.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s b/sim/testsuite/bfin/c_ldimmhalf_drlo.s
index 0a33d4a774d..0a33d4a774d 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_drlo.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s b/sim/testsuite/bfin/c_ldimmhalf_h_dr.s
index 83e60db619b..83e60db619b 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_h_dr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_h_ibml.s
index 8aedc096589..8aedc096589 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_h_ibml.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s b/sim/testsuite/bfin/c_ldimmhalf_h_pr.s
index cf7fb414d5a..cf7fb414d5a 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_h_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s b/sim/testsuite/bfin/c_ldimmhalf_l_dr.s
index b47284db560..b47284db560 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_l_dr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_l_ibml.s
index 66f83b049d0..66f83b049d0 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_l_ibml.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s b/sim/testsuite/bfin/c_ldimmhalf_l_pr.s
index c0678622fe3..c0678622fe3 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_l_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s b/sim/testsuite/bfin/c_ldimmhalf_lz_dr.s
index a2ae95ff2a3..a2ae95ff2a3 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_lz_dr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_lz_ibml.s
index efe77ae0db2..efe77ae0db2 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_lz_ibml.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s b/sim/testsuite/bfin/c_ldimmhalf_lz_pr.s
index 23d31910c97..23d31910c97 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_lz_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s b/sim/testsuite/bfin/c_ldimmhalf_lzhi_dr.s
index 67e652a140b..67e652a140b 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_lzhi_dr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s b/sim/testsuite/bfin/c_ldimmhalf_lzhi_ibml.s
index 6f5720b4360..6f5720b4360 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_lzhi_ibml.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s b/sim/testsuite/bfin/c_ldimmhalf_lzhi_pr.s
index 9276d369465..9276d369465 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_lzhi_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s b/sim/testsuite/bfin/c_ldimmhalf_pibml.s
index a7e8f8be50b..a7e8f8be50b 100644
--- a/sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s
+++ b/sim/testsuite/bfin/c_ldimmhalf_pibml.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p.s b/sim/testsuite/bfin/c_ldst_ld_d_p.s
index 1183e44dc7b..1183e44dc7b 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s b/sim/testsuite/bfin/c_ldst_ld_d_p_b.s
index 369bb6dea2b..369bb6dea2b 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s b/sim/testsuite/bfin/c_ldst_ld_d_p_h.s
index fb68de57b81..fb68de57b81 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm.s
index 56e49a46e07..56e49a46e07 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_b.s
index f571553917a..f571553917a 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_h.s
index 207f93adbf1..207f93adbf1 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xb.s
index e545ca818d8..e545ca818d8 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xb.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xh.s
index 16676a5d0f7..16676a5d0f7 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_mm_xh.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp.s
index c03ed687bb7..c03ed687bb7 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_b.s
index 492ef3c9c16..492ef3c9c16 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_h.s
index b5bd84f9de7..b5bd84f9de7 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xb.s
index 834508b3aec..834508b3aec 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xb.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xh.s
index bab5d7894e9..bab5d7894e9 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_pp_xh.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s b/sim/testsuite/bfin/c_ldst_ld_d_p_ppmm_hbx.s
index f782e83693d..f782e83693d 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_ppmm_hbx.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s b/sim/testsuite/bfin/c_ldst_ld_d_p_xb.s
index 2337a7a8be1..2337a7a8be1 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_xb.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s b/sim/testsuite/bfin/c_ldst_ld_d_p_xh.s
index 480a98d17b6..480a98d17b6 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s
+++ b/sim/testsuite/bfin/c_ldst_ld_d_p_xh.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_p_p.s b/sim/testsuite/bfin/c_ldst_ld_p_p.s
index 96658b5569a..96658b5569a 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_p_p.s
+++ b/sim/testsuite/bfin/c_ldst_ld_p_p.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s b/sim/testsuite/bfin/c_ldst_ld_p_p_mm.s
index 75471c82f50..75471c82f50 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s
+++ b/sim/testsuite/bfin/c_ldst_ld_p_p_mm.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s b/sim/testsuite/bfin/c_ldst_ld_p_p_pp.s
index c66440a3479..c66440a3479 100644
--- a/sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s
+++ b/sim/testsuite/bfin/c_ldst_ld_p_p_pp.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d.s b/sim/testsuite/bfin/c_ldst_st_p_d.s
index 504b0279793..504b0279793 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s b/sim/testsuite/bfin/c_ldst_st_p_d_b.s
index 1575c001e5c..1575c001e5c 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s b/sim/testsuite/bfin/c_ldst_st_p_d_h.s
index dc0906ca414..dc0906ca414 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s b/sim/testsuite/bfin/c_ldst_st_p_d_mm.s
index 54d7faa4ca1..54d7faa4ca1 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_mm.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s b/sim/testsuite/bfin/c_ldst_st_p_d_mm_b.s
index 1a2c3a98ad6..1a2c3a98ad6 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_mm_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s b/sim/testsuite/bfin/c_ldst_st_p_d_mm_h.s
index 883bf35d374..883bf35d374 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_mm_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s b/sim/testsuite/bfin/c_ldst_st_p_d_pp.s
index 05e96bcb558..05e96bcb558 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_pp.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s b/sim/testsuite/bfin/c_ldst_st_p_d_pp_b.s
index 823aa9b5514..823aa9b5514 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_pp_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s b/sim/testsuite/bfin/c_ldst_st_p_d_pp_h.s
index c8b453a2106..c8b453a2106 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_d_pp_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_p.s b/sim/testsuite/bfin/c_ldst_st_p_p.s
index 1cc87a1f8cb..1cc87a1f8cb 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_p.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_p.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s b/sim/testsuite/bfin/c_ldst_st_p_p_mm.s
index e7dd3cdf866..e7dd3cdf866 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_p_mm.s
diff --git a/sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s b/sim/testsuite/bfin/c_ldst_st_p_p_pp.s
index c8068deb67d..c8068deb67d 100644
--- a/sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s
+++ b/sim/testsuite/bfin/c_ldst_st_p_p_pp.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_b.s
index 74b4222c01b..74b4222c01b 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s
+++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_h.s
index 334ad17a11e..334ad17a11e 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s
+++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xb.s
index e5a3515eec0..e5a3515eec0 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s
+++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xb.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xh.s
index 7d1dda1537b..7d1dda1537b 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s
+++ b/sim/testsuite/bfin/c_ldstidxl_ld_dr_xh.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s b/sim/testsuite/bfin/c_ldstidxl_ld_dreg.s
index 4c250996596..4c250996596 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s
+++ b/sim/testsuite/bfin/c_ldstidxl_ld_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s b/sim/testsuite/bfin/c_ldstidxl_ld_preg.s
index 503c24e6a97..503c24e6a97 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s
+++ b/sim/testsuite/bfin/c_ldstidxl_ld_preg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s b/sim/testsuite/bfin/c_ldstidxl_st_dr_b.s
index 5ed1a119b1c..5ed1a119b1c 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s
+++ b/sim/testsuite/bfin/c_ldstidxl_st_dr_b.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s b/sim/testsuite/bfin/c_ldstidxl_st_dr_h.s
index 114d192423d..114d192423d 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s
+++ b/sim/testsuite/bfin/c_ldstidxl_st_dr_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s b/sim/testsuite/bfin/c_ldstidxl_st_dreg.s
index ac1f028f7df..ac1f028f7df 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s
+++ b/sim/testsuite/bfin/c_ldstidxl_st_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s b/sim/testsuite/bfin/c_ldstidxl_st_preg.s
index 6520f82174b..6520f82174b 100644
--- a/sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s
+++ b/sim/testsuite/bfin/c_ldstidxl_st_preg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s b/sim/testsuite/bfin/c_ldstii_ld_dr_h.s
index a2daecd5dd0..a2daecd5dd0 100644
--- a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s
+++ b/sim/testsuite/bfin/c_ldstii_ld_dr_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s b/sim/testsuite/bfin/c_ldstii_ld_dr_xh.s
index 07b097fc636..07b097fc636 100644
--- a/sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s
+++ b/sim/testsuite/bfin/c_ldstii_ld_dr_xh.s
diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s b/sim/testsuite/bfin/c_ldstii_ld_dreg.s
index 00757f3ca8e..00757f3ca8e 100644
--- a/sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s
+++ b/sim/testsuite/bfin/c_ldstii_ld_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstii_ld_preg.s b/sim/testsuite/bfin/c_ldstii_ld_preg.s
index 961b7d3f14f..961b7d3f14f 100644
--- a/sim/testsuite/sim/bfin/c_ldstii_ld_preg.s
+++ b/sim/testsuite/bfin/c_ldstii_ld_preg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s b/sim/testsuite/bfin/c_ldstii_st_dr_h.s
index 2f855348dbe..2f855348dbe 100644
--- a/sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s
+++ b/sim/testsuite/bfin/c_ldstii_st_dr_h.s
diff --git a/sim/testsuite/sim/bfin/c_ldstii_st_dreg.s b/sim/testsuite/bfin/c_ldstii_st_dreg.s
index af04cd58616..af04cd58616 100644
--- a/sim/testsuite/sim/bfin/c_ldstii_st_dreg.s
+++ b/sim/testsuite/bfin/c_ldstii_st_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstii_st_preg.s b/sim/testsuite/bfin/c_ldstii_st_preg.s
index 126bd4d749e..126bd4d749e 100644
--- a/sim/testsuite/sim/bfin/c_ldstii_st_preg.s
+++ b/sim/testsuite/bfin/c_ldstii_st_preg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s b/sim/testsuite/bfin/c_ldstiifp_ld_dreg.s
index ad5cb82934d..ad5cb82934d 100644
--- a/sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s
+++ b/sim/testsuite/bfin/c_ldstiifp_ld_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s b/sim/testsuite/bfin/c_ldstiifp_ld_preg.s
index 7945d305071..7945d305071 100644
--- a/sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s
+++ b/sim/testsuite/bfin/c_ldstiifp_ld_preg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s b/sim/testsuite/bfin/c_ldstiifp_st_dreg.s
index 4d1a36329e9..4d1a36329e9 100644
--- a/sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s
+++ b/sim/testsuite/bfin/c_ldstiifp_st_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s b/sim/testsuite/bfin/c_ldstiifp_st_preg.s
index 3a132dc9492..3a132dc9492 100644
--- a/sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s
+++ b/sim/testsuite/bfin/c_ldstiifp_st_preg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s b/sim/testsuite/bfin/c_ldstpmod_ld_dr_hi.s
index 982444eb448..982444eb448 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s
+++ b/sim/testsuite/bfin/c_ldstpmod_ld_dr_hi.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s b/sim/testsuite/bfin/c_ldstpmod_ld_dr_lo.s
index e399a240abd..e399a240abd 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s
+++ b/sim/testsuite/bfin/c_ldstpmod_ld_dr_lo.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s b/sim/testsuite/bfin/c_ldstpmod_ld_dreg.s
index cfcdf1dff3e..cfcdf1dff3e 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s
+++ b/sim/testsuite/bfin/c_ldstpmod_ld_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s b/sim/testsuite/bfin/c_ldstpmod_ld_h_xh.s
index c3c4eda2283..c3c4eda2283 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s
+++ b/sim/testsuite/bfin/c_ldstpmod_ld_h_xh.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s b/sim/testsuite/bfin/c_ldstpmod_ld_lohi.s
index 4223e598099..4223e598099 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s
+++ b/sim/testsuite/bfin/c_ldstpmod_ld_lohi.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s b/sim/testsuite/bfin/c_ldstpmod_st_dr_hi.s
index 4e19e60736b..4e19e60736b 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s
+++ b/sim/testsuite/bfin/c_ldstpmod_st_dr_hi.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s b/sim/testsuite/bfin/c_ldstpmod_st_dr_lo.s
index b005545e86c..b005545e86c 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s
+++ b/sim/testsuite/bfin/c_ldstpmod_st_dr_lo.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s b/sim/testsuite/bfin/c_ldstpmod_st_dreg.s
index e1ec36fe85d..e1ec36fe85d 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s
+++ b/sim/testsuite/bfin/c_ldstpmod_st_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s b/sim/testsuite/bfin/c_ldstpmod_st_lohi.s
index 58990ad62a2..58990ad62a2 100644
--- a/sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s
+++ b/sim/testsuite/bfin/c_ldstpmod_st_lohi.s
diff --git a/sim/testsuite/sim/bfin/c_linkage.s b/sim/testsuite/bfin/c_linkage.s
index d7d673ed27b..d7d673ed27b 100644
--- a/sim/testsuite/sim/bfin/c_linkage.s
+++ b/sim/testsuite/bfin/c_linkage.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s b/sim/testsuite/bfin/c_logi2op_alshft_mix.s
index 7e42664a905..7e42664a905 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s
+++ b/sim/testsuite/bfin/c_logi2op_alshft_mix.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_arith_shft.s b/sim/testsuite/bfin/c_logi2op_arith_shft.s
index 110feee58b9..110feee58b9 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_arith_shft.s
+++ b/sim/testsuite/bfin/c_logi2op_arith_shft.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_bitclr.s b/sim/testsuite/bfin/c_logi2op_bitclr.s
index b5ca481ebe5..b5ca481ebe5 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_bitclr.s
+++ b/sim/testsuite/bfin/c_logi2op_bitclr.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_bitset.s b/sim/testsuite/bfin/c_logi2op_bitset.s
index ce86d674969..ce86d674969 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_bitset.s
+++ b/sim/testsuite/bfin/c_logi2op_bitset.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_bittgl.s b/sim/testsuite/bfin/c_logi2op_bittgl.s
index ca9fe41cda2..ca9fe41cda2 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_bittgl.s
+++ b/sim/testsuite/bfin/c_logi2op_bittgl.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_bittst.s b/sim/testsuite/bfin/c_logi2op_bittst.s
index cce9df57c7d..cce9df57c7d 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_bittst.s
+++ b/sim/testsuite/bfin/c_logi2op_bittst.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s b/sim/testsuite/bfin/c_logi2op_log_l_shft.s
index 46a457a86ca..46a457a86ca 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s
+++ b/sim/testsuite/bfin/c_logi2op_log_l_shft.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S b/sim/testsuite/bfin/c_logi2op_log_l_shft_astat.S
index 6b3e8ca26e4..6b3e8ca26e4 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S
+++ b/sim/testsuite/bfin/c_logi2op_log_l_shft_astat.S
diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s b/sim/testsuite/bfin/c_logi2op_log_r_shft.s
index af4eb73d20f..af4eb73d20f 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s
+++ b/sim/testsuite/bfin/c_logi2op_log_r_shft.s
diff --git a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S b/sim/testsuite/bfin/c_logi2op_log_r_shft_astat.S
index 4f2a22ba184..4f2a22ba184 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S
+++ b/sim/testsuite/bfin/c_logi2op_log_r_shft_astat.S
diff --git a/sim/testsuite/sim/bfin/c_logi2op_nbittst.s b/sim/testsuite/bfin/c_logi2op_nbittst.s
index b881c2b9a9e..b881c2b9a9e 100644
--- a/sim/testsuite/sim/bfin/c_logi2op_nbittst.s
+++ b/sim/testsuite/bfin/c_logi2op_nbittst.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested.s b/sim/testsuite/bfin/c_loopsetup_nested.s
index b351bc5383b..b351bc5383b 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_nested.s
+++ b/sim/testsuite/bfin/c_loopsetup_nested.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s b/sim/testsuite/bfin/c_loopsetup_nested_bot.s
index 118b6d259fd..118b6d259fd 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s
+++ b/sim/testsuite/bfin/c_loopsetup_nested_bot.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s b/sim/testsuite/bfin/c_loopsetup_nested_prelc.s
index f7de63cb209..f7de63cb209 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s
+++ b/sim/testsuite/bfin/c_loopsetup_nested_prelc.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_nested_top.s b/sim/testsuite/bfin/c_loopsetup_nested_top.s
index 54146a3f0c7..54146a3f0c7 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_nested_top.s
+++ b/sim/testsuite/bfin/c_loopsetup_nested_top.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_overlap.s b/sim/testsuite/bfin/c_loopsetup_overlap.s
index ff3b34346ed..ff3b34346ed 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_overlap.s
+++ b/sim/testsuite/bfin/c_loopsetup_overlap.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc0.s
index b1476597370..b1476597370 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s
+++ b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc0.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc1.s
index 73c7aa08f04..73c7aa08f04 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s
+++ b/sim/testsuite/bfin/c_loopsetup_preg_div2_lc1.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s b/sim/testsuite/bfin/c_loopsetup_preg_lc0.s
index 4429b1e07d5..4429b1e07d5 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s
+++ b/sim/testsuite/bfin/c_loopsetup_preg_lc0.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s b/sim/testsuite/bfin/c_loopsetup_preg_lc1.s
index 8970f405311..8970f405311 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s
+++ b/sim/testsuite/bfin/c_loopsetup_preg_lc1.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s b/sim/testsuite/bfin/c_loopsetup_preg_stld.s
index ab549a61b51..ab549a61b51 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s
+++ b/sim/testsuite/bfin/c_loopsetup_preg_stld.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_prelc.s b/sim/testsuite/bfin/c_loopsetup_prelc.s
index 527988a1268..527988a1268 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_prelc.s
+++ b/sim/testsuite/bfin/c_loopsetup_prelc.s
diff --git a/sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s b/sim/testsuite/bfin/c_loopsetup_topbotcntr.s
index dc19b7dc135..dc19b7dc135 100644
--- a/sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s
+++ b/sim/testsuite/bfin/c_loopsetup_topbotcntr.s
diff --git a/sim/testsuite/sim/bfin/c_mmr_interr_ctl.s b/sim/testsuite/bfin/c_mmr_interr_ctl.s
index ad4d88bc7b8..ad4d88bc7b8 100644
--- a/sim/testsuite/sim/bfin/c_mmr_interr_ctl.s
+++ b/sim/testsuite/bfin/c_mmr_interr_ctl.s
diff --git a/sim/testsuite/sim/bfin/c_mmr_loop.S b/sim/testsuite/bfin/c_mmr_loop.S
index b0fa404acdf..b0fa404acdf 100644
--- a/sim/testsuite/sim/bfin/c_mmr_loop.S
+++ b/sim/testsuite/bfin/c_mmr_loop.S
diff --git a/sim/testsuite/sim/bfin/c_mmr_loop_user_except.S b/sim/testsuite/bfin/c_mmr_loop_user_except.S
index 7e0bc40c2c7..7e0bc40c2c7 100644
--- a/sim/testsuite/sim/bfin/c_mmr_loop_user_except.S
+++ b/sim/testsuite/bfin/c_mmr_loop_user_except.S
diff --git a/sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S b/sim/testsuite/bfin/c_mmr_ppop_illegal_adr.S
index 82bb45d669c..82bb45d669c 100644
--- a/sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S
+++ b/sim/testsuite/bfin/c_mmr_ppop_illegal_adr.S
diff --git a/sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S b/sim/testsuite/bfin/c_mmr_ppopm_illegal_adr.S
index 0b78d5ef24d..0b78d5ef24d 100644
--- a/sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S
+++ b/sim/testsuite/bfin/c_mmr_ppopm_illegal_adr.S
diff --git a/sim/testsuite/sim/bfin/c_mmr_timer.S b/sim/testsuite/bfin/c_mmr_timer.S
index ac34e17e409..ac34e17e409 100644
--- a/sim/testsuite/sim/bfin/c_mmr_timer.S
+++ b/sim/testsuite/bfin/c_mmr_timer.S
diff --git a/sim/testsuite/sim/bfin/c_mode_supervisor.S b/sim/testsuite/bfin/c_mode_supervisor.S
index 4ea0d6c42b4..4ea0d6c42b4 100644
--- a/sim/testsuite/sim/bfin/c_mode_supervisor.S
+++ b/sim/testsuite/bfin/c_mode_supervisor.S
diff --git a/sim/testsuite/sim/bfin/c_mode_user.S b/sim/testsuite/bfin/c_mode_user.S
index 1b7203582b1..1b7203582b1 100644
--- a/sim/testsuite/sim/bfin/c_mode_user.S
+++ b/sim/testsuite/bfin/c_mode_user.S
diff --git a/sim/testsuite/sim/bfin/c_mode_user_superivsor.S b/sim/testsuite/bfin/c_mode_user_superivsor.S
index ef8a2b4df8e..ef8a2b4df8e 100644
--- a/sim/testsuite/sim/bfin/c_mode_user_superivsor.S
+++ b/sim/testsuite/bfin/c_mode_user_superivsor.S
diff --git a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s b/sim/testsuite/bfin/c_multi_issue_dsp_ld_ld.s
index 1af87dc4502..1af87dc4502 100644
--- a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s
+++ b/sim/testsuite/bfin/c_multi_issue_dsp_ld_ld.s
diff --git a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_1.s
index 8dc8373a78e..8dc8373a78e 100644
--- a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s
+++ b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_1.s
diff --git a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_2.s
index 16fd3e5e44f..16fd3e5e44f 100644
--- a/sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s
+++ b/sim/testsuite/bfin/c_multi_issue_dsp_ldst_2.s
diff --git a/sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s b/sim/testsuite/bfin/c_progctrl_call_pcpr.s
index 4cc5b29528b..4cc5b29528b 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s
+++ b/sim/testsuite/bfin/c_progctrl_call_pcpr.s
diff --git a/sim/testsuite/sim/bfin/c_progctrl_call_pr.s b/sim/testsuite/bfin/c_progctrl_call_pr.s
index be8278e1823..be8278e1823 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_call_pr.s
+++ b/sim/testsuite/bfin/c_progctrl_call_pr.s
diff --git a/sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S b/sim/testsuite/bfin/c_progctrl_clisti_interr.S
index 78d6e67044d..78d6e67044d 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S
+++ b/sim/testsuite/bfin/c_progctrl_clisti_interr.S
diff --git a/sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S b/sim/testsuite/bfin/c_progctrl_csync_mmr.S
index 0aeccdea25b..0aeccdea25b 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S
+++ b/sim/testsuite/bfin/c_progctrl_csync_mmr.S
diff --git a/sim/testsuite/sim/bfin/c_progctrl_except_rtx.S b/sim/testsuite/bfin/c_progctrl_except_rtx.S
index 9cacc281691..9cacc281691 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_except_rtx.S
+++ b/sim/testsuite/bfin/c_progctrl_except_rtx.S
diff --git a/sim/testsuite/sim/bfin/c_progctrl_excpt.S b/sim/testsuite/bfin/c_progctrl_excpt.S
index 625a5c097ee..625a5c097ee 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_excpt.S
+++ b/sim/testsuite/bfin/c_progctrl_excpt.S
diff --git a/sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s b/sim/testsuite/bfin/c_progctrl_jump_pcpr.s
index 727025c1e4f..727025c1e4f 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s
+++ b/sim/testsuite/bfin/c_progctrl_jump_pcpr.s
diff --git a/sim/testsuite/sim/bfin/c_progctrl_jump_pr.s b/sim/testsuite/bfin/c_progctrl_jump_pr.s
index 8b77c3126e2..8b77c3126e2 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_jump_pr.s
+++ b/sim/testsuite/bfin/c_progctrl_jump_pr.s
diff --git a/sim/testsuite/sim/bfin/c_progctrl_nop.s b/sim/testsuite/bfin/c_progctrl_nop.s
index 77f744b3311..77f744b3311 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_nop.s
+++ b/sim/testsuite/bfin/c_progctrl_nop.s
diff --git a/sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S b/sim/testsuite/bfin/c_progctrl_raise_rt_i_n.S
index 9444f5d639b..9444f5d639b 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S
+++ b/sim/testsuite/bfin/c_progctrl_raise_rt_i_n.S
diff --git a/sim/testsuite/sim/bfin/c_progctrl_rts.s b/sim/testsuite/bfin/c_progctrl_rts.s
index 3aa3bedd51d..3aa3bedd51d 100644
--- a/sim/testsuite/sim/bfin/c_progctrl_rts.s
+++ b/sim/testsuite/bfin/c_progctrl_rts.s
diff --git a/sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s b/sim/testsuite/bfin/c_ptr2op_pr_neg_pr.s
index 2d2784976a2..2d2784976a2 100644
--- a/sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s
+++ b/sim/testsuite/bfin/c_ptr2op_pr_neg_pr.s
diff --git a/sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s b/sim/testsuite/bfin/c_ptr2op_pr_sft_2_1.s
index dabd216cbc7..dabd216cbc7 100644
--- a/sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s
+++ b/sim/testsuite/bfin/c_ptr2op_pr_sft_2_1.s
diff --git a/sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s b/sim/testsuite/bfin/c_ptr2op_pr_shadd_1_2.s
index dc6e2e82ca2..dc6e2e82ca2 100644
--- a/sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s
+++ b/sim/testsuite/bfin/c_ptr2op_pr_shadd_1_2.s
diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s b/sim/testsuite/bfin/c_pushpopmultiple_dp.s
index 5d7de574ce0..5d7de574ce0 100644
--- a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s
+++ b/sim/testsuite/bfin/c_pushpopmultiple_dp.s
diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s b/sim/testsuite/bfin/c_pushpopmultiple_dp_pair.s
index 78dae013080..78dae013080 100644
--- a/sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s
+++ b/sim/testsuite/bfin/c_pushpopmultiple_dp_pair.s
diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s b/sim/testsuite/bfin/c_pushpopmultiple_dreg.s
index ca1ebf1e282..ca1ebf1e282 100644
--- a/sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s
+++ b/sim/testsuite/bfin/c_pushpopmultiple_dreg.s
diff --git a/sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s b/sim/testsuite/bfin/c_pushpopmultiple_preg.s
index 15c1937b39f..15c1937b39f 100644
--- a/sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s
+++ b/sim/testsuite/bfin/c_pushpopmultiple_preg.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_acc_acc.s b/sim/testsuite/bfin/c_regmv_acc_acc.s
index 08e4414cfac..08e4414cfac 100644
--- a/sim/testsuite/sim/bfin/c_regmv_acc_acc.s
+++ b/sim/testsuite/bfin/c_regmv_acc_acc.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s b/sim/testsuite/bfin/c_regmv_dag_lz_dep.s
index fb95a7324dc..fb95a7324dc 100644
--- a/sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s
+++ b/sim/testsuite/bfin/c_regmv_dag_lz_dep.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s b/sim/testsuite/bfin/c_regmv_dr_acc_acc.s
index 6af3d04dde6..6af3d04dde6 100644
--- a/sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s
+++ b/sim/testsuite/bfin/c_regmv_dr_acc_acc.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s b/sim/testsuite/bfin/c_regmv_dr_dep_nostall.s
index 118274dfd88..118274dfd88 100644
--- a/sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s
+++ b/sim/testsuite/bfin/c_regmv_dr_dep_nostall.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_dr.s b/sim/testsuite/bfin/c_regmv_dr_dr.s
index e1fb6582d96..e1fb6582d96 100644
--- a/sim/testsuite/sim/bfin/c_regmv_dr_dr.s
+++ b/sim/testsuite/bfin/c_regmv_dr_dr.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_imlb.s b/sim/testsuite/bfin/c_regmv_dr_imlb.s
index 01650b0f9f4..01650b0f9f4 100644
--- a/sim/testsuite/sim/bfin/c_regmv_dr_imlb.s
+++ b/sim/testsuite/bfin/c_regmv_dr_imlb.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_dr_pr.s b/sim/testsuite/bfin/c_regmv_dr_pr.s
index fd8967c71a1..fd8967c71a1 100644
--- a/sim/testsuite/sim/bfin/c_regmv_dr_pr.s
+++ b/sim/testsuite/bfin/c_regmv_dr_pr.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s b/sim/testsuite/bfin/c_regmv_imlb_dep_nostall.s
index cda1fb151fc..cda1fb151fc 100644
--- a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s
+++ b/sim/testsuite/bfin/c_regmv_imlb_dep_nostall.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s b/sim/testsuite/bfin/c_regmv_imlb_dep_stall.s
index 8fd22355f2f..8fd22355f2f 100644
--- a/sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s
+++ b/sim/testsuite/bfin/c_regmv_imlb_dep_stall.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_dr.s b/sim/testsuite/bfin/c_regmv_imlb_dr.s
index ec15df0158d..ec15df0158d 100644
--- a/sim/testsuite/sim/bfin/c_regmv_imlb_dr.s
+++ b/sim/testsuite/bfin/c_regmv_imlb_dr.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s b/sim/testsuite/bfin/c_regmv_imlb_imlb.s
index 35146ec68e1..35146ec68e1 100644
--- a/sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s
+++ b/sim/testsuite/bfin/c_regmv_imlb_imlb.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_imlb_pr.s b/sim/testsuite/bfin/c_regmv_imlb_pr.s
index 7e32a29f931..7e32a29f931 100644
--- a/sim/testsuite/sim/bfin/c_regmv_imlb_pr.s
+++ b/sim/testsuite/bfin/c_regmv_imlb_pr.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s b/sim/testsuite/bfin/c_regmv_pr_dep_nostall.s
index 5525beafa22..5525beafa22 100644
--- a/sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s
+++ b/sim/testsuite/bfin/c_regmv_pr_dep_nostall.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s b/sim/testsuite/bfin/c_regmv_pr_dep_stall.s
index 91dd0f85e19..91dd0f85e19 100644
--- a/sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s
+++ b/sim/testsuite/bfin/c_regmv_pr_dep_stall.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_dr.s b/sim/testsuite/bfin/c_regmv_pr_dr.s
index fe1826f1ae5..fe1826f1ae5 100644
--- a/sim/testsuite/sim/bfin/c_regmv_pr_dr.s
+++ b/sim/testsuite/bfin/c_regmv_pr_dr.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_imlb.s b/sim/testsuite/bfin/c_regmv_pr_imlb.s
index 31ff3e923d3..31ff3e923d3 100644
--- a/sim/testsuite/sim/bfin/c_regmv_pr_imlb.s
+++ b/sim/testsuite/bfin/c_regmv_pr_imlb.s
diff --git a/sim/testsuite/sim/bfin/c_regmv_pr_pr.s b/sim/testsuite/bfin/c_regmv_pr_pr.s
index 9fb83f638c2..9fb83f638c2 100644
--- a/sim/testsuite/sim/bfin/c_regmv_pr_pr.s
+++ b/sim/testsuite/bfin/c_regmv_pr_pr.s
diff --git a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S b/sim/testsuite/bfin/c_seq_ac_raise_mv.S
index fb231d3ed98..fb231d3ed98 100644
--- a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S
+++ b/sim/testsuite/bfin/c_seq_ac_raise_mv.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S b/sim/testsuite/bfin/c_seq_ac_raise_mv_ppop.S
index f5fdd4a7467..f5fdd4a7467 100644
--- a/sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S
+++ b/sim/testsuite/bfin/c_seq_ac_raise_mv_ppop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S b/sim/testsuite/bfin/c_seq_ac_regmv_pushpop.S
index 163b2eda129..163b2eda129 100644
--- a/sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S
+++ b/sim/testsuite/bfin/c_seq_ac_regmv_pushpop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S b/sim/testsuite/bfin/c_seq_dec_raise_pushpop.S
index 6ac5d6008de..6ac5d6008de 100644
--- a/sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S
+++ b/sim/testsuite/bfin/c_seq_dec_raise_pushpop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_brcc_mv_pop.S
index be9be517476..be9be517476 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S
+++ b/sim/testsuite/bfin/c_seq_ex1_brcc_mv_pop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_call_mv_pop.S
index d55d61d83e7..d55d61d83e7 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S
+++ b/sim/testsuite/bfin/c_seq_ex1_call_mv_pop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_j_mv_pop.S
index 089c3004a20..089c3004a20 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S
+++ b/sim/testsuite/bfin/c_seq_ex1_j_mv_pop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_raise_brcc_mv_pop.S
index 059a61bca7d..059a61bca7d 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S
+++ b/sim/testsuite/bfin/c_seq_ex1_raise_brcc_mv_pop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_raise_call_mv_pop.S
index 1b706869295..1b706869295 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S
+++ b/sim/testsuite/bfin/c_seq_ex1_raise_call_mv_pop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S b/sim/testsuite/bfin/c_seq_ex1_raise_j_mv_pop.S
index 2d88bb480d2..2d88bb480d2 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S
+++ b/sim/testsuite/bfin/c_seq_ex1_raise_j_mv_pop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S b/sim/testsuite/bfin/c_seq_ex2_brcc_mp_mv_pop.S
index c32d06240c9..c32d06240c9 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S
+++ b/sim/testsuite/bfin/c_seq_ex2_brcc_mp_mv_pop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_mmr_mvpop.S
index 6e156d7ba67..6e156d7ba67 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S
+++ b/sim/testsuite/bfin/c_seq_ex2_mmr_mvpop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_mmrj_mvpop.S
index 11eba1aabbd..11eba1aabbd 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S
+++ b/sim/testsuite/bfin/c_seq_ex2_mmrj_mvpop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_raise_mmr_mvpop.S
index 5f8657032fa..5f8657032fa 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S
+++ b/sim/testsuite/bfin/c_seq_ex2_raise_mmr_mvpop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S b/sim/testsuite/bfin/c_seq_ex2_raise_mmrj_mvpop.S
index f32ec69c05c..f32ec69c05c 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S
+++ b/sim/testsuite/bfin/c_seq_ex2_raise_mmrj_mvpop.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S b/sim/testsuite/bfin/c_seq_ex3_ls_brcc_mvp.S
index d64de59bd73..d64de59bd73 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S
+++ b/sim/testsuite/bfin/c_seq_ex3_ls_brcc_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S b/sim/testsuite/bfin/c_seq_ex3_ls_mmr_mvp.S
index 1b0d7b5635a..1b0d7b5635a 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S
+++ b/sim/testsuite/bfin/c_seq_ex3_ls_mmr_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S b/sim/testsuite/bfin/c_seq_ex3_ls_mmrj_mvp.S
index 96543f4ad04..96543f4ad04 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S
+++ b/sim/testsuite/bfin/c_seq_ex3_ls_mmrj_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S b/sim/testsuite/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S
index 35abb660657..35abb660657 100644
--- a/sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S
+++ b/sim/testsuite/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_cs_lsmmrj_mvp.S
index bf2a33f4ed3..bf2a33f4ed3 100644
--- a/sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S
+++ b/sim/testsuite/bfin/c_seq_wb_cs_lsmmrj_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S
index cbcf9edd5e6..cbcf9edd5e6 100644
--- a/sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S
+++ b/sim/testsuite/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_rti_lsmmrj_mvp.S
index 4b97beef574..4b97beef574 100644
--- a/sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S
+++ b/sim/testsuite/bfin/c_seq_wb_rti_lsmmrj_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_rtn_lsmmrj_mvp.S
index b18a52fd508..b18a52fd508 100644
--- a/sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S
+++ b/sim/testsuite/bfin/c_seq_wb_rtn_lsmmrj_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S b/sim/testsuite/bfin/c_seq_wb_rtx_lsmmrj_mvp.S
index 52eb6c89cf0..52eb6c89cf0 100644
--- a/sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S
+++ b/sim/testsuite/bfin/c_seq_wb_rtx_lsmmrj_mvp.S
diff --git a/sim/testsuite/sim/bfin/c_ujump.s b/sim/testsuite/bfin/c_ujump.s
index 65dcf5ebf91..65dcf5ebf91 100644
--- a/sim/testsuite/sim/bfin/c_ujump.s
+++ b/sim/testsuite/bfin/c_ujump.s
diff --git a/sim/testsuite/sim/bfin/cc-alu.S b/sim/testsuite/bfin/cc-alu.S
index 089fbe746ca..089fbe746ca 100644
--- a/sim/testsuite/sim/bfin/cc-alu.S
+++ b/sim/testsuite/bfin/cc-alu.S
diff --git a/sim/testsuite/sim/bfin/cc-astat-bits.s b/sim/testsuite/bfin/cc-astat-bits.s
index 1c7d485be78..1c7d485be78 100644
--- a/sim/testsuite/sim/bfin/cc-astat-bits.s
+++ b/sim/testsuite/bfin/cc-astat-bits.s
diff --git a/sim/testsuite/sim/bfin/cc0.s b/sim/testsuite/bfin/cc0.s
index 3fee01ecf50..3fee01ecf50 100644
--- a/sim/testsuite/sim/bfin/cc0.s
+++ b/sim/testsuite/bfin/cc0.s
diff --git a/sim/testsuite/sim/bfin/cc1.s b/sim/testsuite/bfin/cc1.s
index d5d86d8040e..d5d86d8040e 100644
--- a/sim/testsuite/sim/bfin/cc1.s
+++ b/sim/testsuite/bfin/cc1.s
diff --git a/sim/testsuite/sim/bfin/cc5.S b/sim/testsuite/bfin/cc5.S
index 593b3bde31d..593b3bde31d 100644
--- a/sim/testsuite/sim/bfin/cc5.S
+++ b/sim/testsuite/bfin/cc5.S
diff --git a/sim/testsuite/sim/bfin/cec-exact-exception.S b/sim/testsuite/bfin/cec-exact-exception.S
index fd22f948102..fd22f948102 100644
--- a/sim/testsuite/sim/bfin/cec-exact-exception.S
+++ b/sim/testsuite/bfin/cec-exact-exception.S
diff --git a/sim/testsuite/sim/bfin/cec-ifetch.S b/sim/testsuite/bfin/cec-ifetch.S
index 5ed54b58ec6..5ed54b58ec6 100644
--- a/sim/testsuite/sim/bfin/cec-ifetch.S
+++ b/sim/testsuite/bfin/cec-ifetch.S
diff --git a/sim/testsuite/sim/bfin/cec-multi-pending.S b/sim/testsuite/bfin/cec-multi-pending.S
index 63f37809058..63f37809058 100644
--- a/sim/testsuite/sim/bfin/cec-multi-pending.S
+++ b/sim/testsuite/bfin/cec-multi-pending.S
diff --git a/sim/testsuite/sim/bfin/cec-no-snen-reti.S b/sim/testsuite/bfin/cec-no-snen-reti.S
index bb9557d5155..bb9557d5155 100644
--- a/sim/testsuite/sim/bfin/cec-no-snen-reti.S
+++ b/sim/testsuite/bfin/cec-no-snen-reti.S
diff --git a/sim/testsuite/sim/bfin/cec-non-operating-env.s b/sim/testsuite/bfin/cec-non-operating-env.s
index a35344c94f4..a35344c94f4 100644
--- a/sim/testsuite/sim/bfin/cec-non-operating-env.s
+++ b/sim/testsuite/bfin/cec-non-operating-env.s
diff --git a/sim/testsuite/sim/bfin/cec-raise-reti.S b/sim/testsuite/bfin/cec-raise-reti.S
index 1735ab8e211..1735ab8e211 100644
--- a/sim/testsuite/sim/bfin/cec-raise-reti.S
+++ b/sim/testsuite/bfin/cec-raise-reti.S
diff --git a/sim/testsuite/sim/bfin/cec-snen-reti.S b/sim/testsuite/bfin/cec-snen-reti.S
index 306d99b0ecd..306d99b0ecd 100644
--- a/sim/testsuite/sim/bfin/cec-snen-reti.S
+++ b/sim/testsuite/bfin/cec-snen-reti.S
diff --git a/sim/testsuite/sim/bfin/cec-syscfg-ssstep.S b/sim/testsuite/bfin/cec-syscfg-ssstep.S
index 169a605087d..169a605087d 100644
--- a/sim/testsuite/sim/bfin/cec-syscfg-ssstep.S
+++ b/sim/testsuite/bfin/cec-syscfg-ssstep.S
diff --git a/sim/testsuite/sim/bfin/cec-system-call.S b/sim/testsuite/bfin/cec-system-call.S
index 6aaf3caca42..6aaf3caca42 100644
--- a/sim/testsuite/sim/bfin/cec-system-call.S
+++ b/sim/testsuite/bfin/cec-system-call.S
diff --git a/sim/testsuite/sim/bfin/cir.s b/sim/testsuite/bfin/cir.s
index efbb9d4dda8..efbb9d4dda8 100644
--- a/sim/testsuite/sim/bfin/cir.s
+++ b/sim/testsuite/bfin/cir.s
diff --git a/sim/testsuite/sim/bfin/cir1.s b/sim/testsuite/bfin/cir1.s
index 78381acf494..78381acf494 100644
--- a/sim/testsuite/sim/bfin/cir1.s
+++ b/sim/testsuite/bfin/cir1.s
diff --git a/sim/testsuite/sim/bfin/cli-sti.s b/sim/testsuite/bfin/cli-sti.s
index 9e775cbba93..9e775cbba93 100644
--- a/sim/testsuite/sim/bfin/cli-sti.s
+++ b/sim/testsuite/bfin/cli-sti.s
diff --git a/sim/testsuite/sim/bfin/cmpacc.s b/sim/testsuite/bfin/cmpacc.s
index ed31f628469..ed31f628469 100644
--- a/sim/testsuite/sim/bfin/cmpacc.s
+++ b/sim/testsuite/bfin/cmpacc.s
diff --git a/sim/testsuite/sim/bfin/cmpdreg.S b/sim/testsuite/bfin/cmpdreg.S
index b2265f5dc06..b2265f5dc06 100644
--- a/sim/testsuite/sim/bfin/cmpdreg.S
+++ b/sim/testsuite/bfin/cmpdreg.S
diff --git a/sim/testsuite/sim/bfin/compare.s b/sim/testsuite/bfin/compare.s
index 484518c7c01..484518c7c01 100644
--- a/sim/testsuite/sim/bfin/compare.s
+++ b/sim/testsuite/bfin/compare.s
diff --git a/sim/testsuite/sim/bfin/conv_enc_gen.s b/sim/testsuite/bfin/conv_enc_gen.s
index ce456d768ea..ce456d768ea 100644
--- a/sim/testsuite/sim/bfin/conv_enc_gen.s
+++ b/sim/testsuite/bfin/conv_enc_gen.s
diff --git a/sim/testsuite/sim/bfin/cycles.s b/sim/testsuite/bfin/cycles.s
index bdea7ebc3c4..bdea7ebc3c4 100644
--- a/sim/testsuite/sim/bfin/cycles.s
+++ b/sim/testsuite/bfin/cycles.s
diff --git a/sim/testsuite/sim/bfin/d0.s b/sim/testsuite/bfin/d0.s
index 5e13959ff39..5e13959ff39 100644
--- a/sim/testsuite/sim/bfin/d0.s
+++ b/sim/testsuite/bfin/d0.s
diff --git a/sim/testsuite/sim/bfin/d1.s b/sim/testsuite/bfin/d1.s
index ea563304034..ea563304034 100644
--- a/sim/testsuite/sim/bfin/d1.s
+++ b/sim/testsuite/bfin/d1.s
diff --git a/sim/testsuite/sim/bfin/d2.s b/sim/testsuite/bfin/d2.s
index 2634f4bbe19..2634f4bbe19 100644
--- a/sim/testsuite/sim/bfin/d2.s
+++ b/sim/testsuite/bfin/d2.s
diff --git a/sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S b/sim/testsuite/bfin/dbg_brprd_ntkn_src_kill.S
index a86ecdcffa6..a86ecdcffa6 100644
--- a/sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S
+++ b/sim/testsuite/bfin/dbg_brprd_ntkn_src_kill.S
diff --git a/sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S b/sim/testsuite/bfin/dbg_brtkn_nprd_src_kill.S
index 812c8c728d3..812c8c728d3 100644
--- a/sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S
+++ b/sim/testsuite/bfin/dbg_brtkn_nprd_src_kill.S
diff --git a/sim/testsuite/sim/bfin/dbg_jmp_src_kill.S b/sim/testsuite/bfin/dbg_jmp_src_kill.S
index c0caf5beb99..c0caf5beb99 100644
--- a/sim/testsuite/sim/bfin/dbg_jmp_src_kill.S
+++ b/sim/testsuite/bfin/dbg_jmp_src_kill.S
diff --git a/sim/testsuite/sim/bfin/dbg_tr_basic.S b/sim/testsuite/bfin/dbg_tr_basic.S
index b7fa5b6dd7e..b7fa5b6dd7e 100644
--- a/sim/testsuite/sim/bfin/dbg_tr_basic.S
+++ b/sim/testsuite/bfin/dbg_tr_basic.S
diff --git a/sim/testsuite/sim/bfin/dbg_tr_simplejp.S b/sim/testsuite/bfin/dbg_tr_simplejp.S
index 8fe5f20b552..8fe5f20b552 100644
--- a/sim/testsuite/sim/bfin/dbg_tr_simplejp.S
+++ b/sim/testsuite/bfin/dbg_tr_simplejp.S
diff --git a/sim/testsuite/sim/bfin/dbg_tr_tbuf0.S b/sim/testsuite/bfin/dbg_tr_tbuf0.S
index 82ca6ceddbd..82ca6ceddbd 100644
--- a/sim/testsuite/sim/bfin/dbg_tr_tbuf0.S
+++ b/sim/testsuite/bfin/dbg_tr_tbuf0.S
diff --git a/sim/testsuite/sim/bfin/dbg_tr_umode.S b/sim/testsuite/bfin/dbg_tr_umode.S
index 83c3f74927b..83c3f74927b 100644
--- a/sim/testsuite/sim/bfin/dbg_tr_umode.S
+++ b/sim/testsuite/bfin/dbg_tr_umode.S
diff --git a/sim/testsuite/sim/bfin/disalnexcpt_implicit.S b/sim/testsuite/bfin/disalnexcpt_implicit.S
index 9f6c83ca734..9f6c83ca734 100644
--- a/sim/testsuite/sim/bfin/disalnexcpt_implicit.S
+++ b/sim/testsuite/bfin/disalnexcpt_implicit.S
diff --git a/sim/testsuite/sim/bfin/div0.s b/sim/testsuite/bfin/div0.s
index e52fe45bd49..e52fe45bd49 100644
--- a/sim/testsuite/sim/bfin/div0.s
+++ b/sim/testsuite/bfin/div0.s
diff --git a/sim/testsuite/sim/bfin/divq.s b/sim/testsuite/bfin/divq.s
index 6cb881b1307..6cb881b1307 100644
--- a/sim/testsuite/sim/bfin/divq.s
+++ b/sim/testsuite/bfin/divq.s
diff --git a/sim/testsuite/sim/bfin/dotproduct.s b/sim/testsuite/bfin/dotproduct.s
index bfae5458f8d..bfae5458f8d 100644
--- a/sim/testsuite/sim/bfin/dotproduct.s
+++ b/sim/testsuite/bfin/dotproduct.s
diff --git a/sim/testsuite/sim/bfin/dotproduct2.s b/sim/testsuite/bfin/dotproduct2.s
index f7ea41edbd1..f7ea41edbd1 100644
--- a/sim/testsuite/sim/bfin/dotproduct2.s
+++ b/sim/testsuite/bfin/dotproduct2.s
diff --git a/sim/testsuite/sim/bfin/double_prec_mult.s b/sim/testsuite/bfin/double_prec_mult.s
index 235469c9a21..235469c9a21 100644
--- a/sim/testsuite/sim/bfin/double_prec_mult.s
+++ b/sim/testsuite/bfin/double_prec_mult.s
diff --git a/sim/testsuite/sim/bfin/dsp_a4.s b/sim/testsuite/bfin/dsp_a4.s
index fdafcdf00f7..fdafcdf00f7 100644
--- a/sim/testsuite/sim/bfin/dsp_a4.s
+++ b/sim/testsuite/bfin/dsp_a4.s
diff --git a/sim/testsuite/sim/bfin/dsp_a7.s b/sim/testsuite/bfin/dsp_a7.s
index 075fbc7f897..075fbc7f897 100644
--- a/sim/testsuite/sim/bfin/dsp_a7.s
+++ b/sim/testsuite/bfin/dsp_a7.s
diff --git a/sim/testsuite/sim/bfin/dsp_a8.s b/sim/testsuite/bfin/dsp_a8.s
index 0383e20c320..0383e20c320 100644
--- a/sim/testsuite/sim/bfin/dsp_a8.s
+++ b/sim/testsuite/bfin/dsp_a8.s
diff --git a/sim/testsuite/sim/bfin/dsp_d0.s b/sim/testsuite/bfin/dsp_d0.s
index ff7aaf05563..ff7aaf05563 100644
--- a/sim/testsuite/sim/bfin/dsp_d0.s
+++ b/sim/testsuite/bfin/dsp_d0.s
diff --git a/sim/testsuite/sim/bfin/dsp_d1.s b/sim/testsuite/bfin/dsp_d1.s
index c045ba5262e..c045ba5262e 100644
--- a/sim/testsuite/sim/bfin/dsp_d1.s
+++ b/sim/testsuite/bfin/dsp_d1.s
diff --git a/sim/testsuite/sim/bfin/dsp_neg.S b/sim/testsuite/bfin/dsp_neg.S
index a6ec10ad42b..a6ec10ad42b 100644
--- a/sim/testsuite/sim/bfin/dsp_neg.S
+++ b/sim/testsuite/bfin/dsp_neg.S
diff --git a/sim/testsuite/sim/bfin/dsp_s1.s b/sim/testsuite/bfin/dsp_s1.s
index 70d8a5d5e9f..70d8a5d5e9f 100644
--- a/sim/testsuite/sim/bfin/dsp_s1.s
+++ b/sim/testsuite/bfin/dsp_s1.s
diff --git a/sim/testsuite/sim/bfin/e0.s b/sim/testsuite/bfin/e0.s
index bdcd71b6827..bdcd71b6827 100644
--- a/sim/testsuite/sim/bfin/e0.s
+++ b/sim/testsuite/bfin/e0.s
diff --git a/sim/testsuite/sim/bfin/edn_snafu.s b/sim/testsuite/bfin/edn_snafu.s
index b97d7e8d96b..b97d7e8d96b 100644
--- a/sim/testsuite/sim/bfin/edn_snafu.s
+++ b/sim/testsuite/bfin/edn_snafu.s
diff --git a/sim/testsuite/sim/bfin/eu_dsp32mac_s.s b/sim/testsuite/bfin/eu_dsp32mac_s.s
index 6935aa6f2c1..6935aa6f2c1 100644
--- a/sim/testsuite/sim/bfin/eu_dsp32mac_s.s
+++ b/sim/testsuite/bfin/eu_dsp32mac_s.s
diff --git a/sim/testsuite/sim/bfin/events.s b/sim/testsuite/bfin/events.s
index 689f47bf9da..689f47bf9da 100644
--- a/sim/testsuite/sim/bfin/events.s
+++ b/sim/testsuite/bfin/events.s
diff --git a/sim/testsuite/sim/bfin/f221.s b/sim/testsuite/bfin/f221.s
index 79688431443..79688431443 100644
--- a/sim/testsuite/sim/bfin/f221.s
+++ b/sim/testsuite/bfin/f221.s
diff --git a/sim/testsuite/sim/bfin/fact.s b/sim/testsuite/bfin/fact.s
index aed81538d01..aed81538d01 100644
--- a/sim/testsuite/sim/bfin/fact.s
+++ b/sim/testsuite/bfin/fact.s
diff --git a/sim/testsuite/sim/bfin/fir.s b/sim/testsuite/bfin/fir.s
index 0ba4d2f3b93..0ba4d2f3b93 100644
--- a/sim/testsuite/sim/bfin/fir.s
+++ b/sim/testsuite/bfin/fir.s
diff --git a/sim/testsuite/sim/bfin/fsm.s b/sim/testsuite/bfin/fsm.s
index a15ffa0c12b..a15ffa0c12b 100644
--- a/sim/testsuite/sim/bfin/fsm.s
+++ b/sim/testsuite/bfin/fsm.s
diff --git a/sim/testsuite/sim/bfin/greg2.s b/sim/testsuite/bfin/greg2.s
index 7135130ef00..7135130ef00 100644
--- a/sim/testsuite/sim/bfin/greg2.s
+++ b/sim/testsuite/bfin/greg2.s
diff --git a/sim/testsuite/sim/bfin/hwloop-bits.S b/sim/testsuite/bfin/hwloop-bits.S
index 76d90039a10..76d90039a10 100644
--- a/sim/testsuite/sim/bfin/hwloop-bits.S
+++ b/sim/testsuite/bfin/hwloop-bits.S
diff --git a/sim/testsuite/sim/bfin/hwloop-branch-in.s b/sim/testsuite/bfin/hwloop-branch-in.s
index c477c9489b8..c477c9489b8 100644
--- a/sim/testsuite/sim/bfin/hwloop-branch-in.s
+++ b/sim/testsuite/bfin/hwloop-branch-in.s
diff --git a/sim/testsuite/sim/bfin/hwloop-branch-out.s b/sim/testsuite/bfin/hwloop-branch-out.s
index 54f712bbe38..54f712bbe38 100644
--- a/sim/testsuite/sim/bfin/hwloop-branch-out.s
+++ b/sim/testsuite/bfin/hwloop-branch-out.s
diff --git a/sim/testsuite/sim/bfin/hwloop-lt-bits.s b/sim/testsuite/bfin/hwloop-lt-bits.s
index dd21c8ac8d0..dd21c8ac8d0 100644
--- a/sim/testsuite/sim/bfin/hwloop-lt-bits.s
+++ b/sim/testsuite/bfin/hwloop-lt-bits.s
diff --git a/sim/testsuite/sim/bfin/hwloop-nested.s b/sim/testsuite/bfin/hwloop-nested.s
index 9d1b71c08ce..9d1b71c08ce 100644
--- a/sim/testsuite/sim/bfin/hwloop-nested.s
+++ b/sim/testsuite/bfin/hwloop-nested.s
diff --git a/sim/testsuite/sim/bfin/i0.s b/sim/testsuite/bfin/i0.s
index 89c7fd5a905..89c7fd5a905 100644
--- a/sim/testsuite/sim/bfin/i0.s
+++ b/sim/testsuite/bfin/i0.s
diff --git a/sim/testsuite/sim/bfin/iir.s b/sim/testsuite/bfin/iir.s
index b1cb420e3b6..b1cb420e3b6 100644
--- a/sim/testsuite/sim/bfin/iir.s
+++ b/sim/testsuite/bfin/iir.s
diff --git a/sim/testsuite/sim/bfin/issue103.s b/sim/testsuite/bfin/issue103.s
index 6244a7f94d8..6244a7f94d8 100644
--- a/sim/testsuite/sim/bfin/issue103.s
+++ b/sim/testsuite/bfin/issue103.s
diff --git a/sim/testsuite/sim/bfin/issue109.s b/sim/testsuite/bfin/issue109.s
index 65b78b7b089..65b78b7b089 100644
--- a/sim/testsuite/sim/bfin/issue109.s
+++ b/sim/testsuite/bfin/issue109.s
diff --git a/sim/testsuite/sim/bfin/issue112.s b/sim/testsuite/bfin/issue112.s
index e1169369bfd..e1169369bfd 100644
--- a/sim/testsuite/sim/bfin/issue112.s
+++ b/sim/testsuite/bfin/issue112.s
diff --git a/sim/testsuite/sim/bfin/issue113.s b/sim/testsuite/bfin/issue113.s
index 4bebaeac5e4..4bebaeac5e4 100644
--- a/sim/testsuite/sim/bfin/issue113.s
+++ b/sim/testsuite/bfin/issue113.s
diff --git a/sim/testsuite/sim/bfin/issue117.s b/sim/testsuite/bfin/issue117.s
index 00e92b7397f..00e92b7397f 100644
--- a/sim/testsuite/sim/bfin/issue117.s
+++ b/sim/testsuite/bfin/issue117.s
diff --git a/sim/testsuite/sim/bfin/issue118.s b/sim/testsuite/bfin/issue118.s
index bc455b3e7cf..bc455b3e7cf 100644
--- a/sim/testsuite/sim/bfin/issue118.s
+++ b/sim/testsuite/bfin/issue118.s
diff --git a/sim/testsuite/sim/bfin/issue119.s b/sim/testsuite/bfin/issue119.s
index ade88182cbe..ade88182cbe 100644
--- a/sim/testsuite/sim/bfin/issue119.s
+++ b/sim/testsuite/bfin/issue119.s
diff --git a/sim/testsuite/sim/bfin/issue121.s b/sim/testsuite/bfin/issue121.s
index 7e609cd4deb..7e609cd4deb 100644
--- a/sim/testsuite/sim/bfin/issue121.s
+++ b/sim/testsuite/bfin/issue121.s
diff --git a/sim/testsuite/sim/bfin/issue123.s b/sim/testsuite/bfin/issue123.s
index 9f40c3f5349..9f40c3f5349 100644
--- a/sim/testsuite/sim/bfin/issue123.s
+++ b/sim/testsuite/bfin/issue123.s
diff --git a/sim/testsuite/sim/bfin/issue124.s b/sim/testsuite/bfin/issue124.s
index b28f141cfc1..b28f141cfc1 100644
--- a/sim/testsuite/sim/bfin/issue124.s
+++ b/sim/testsuite/bfin/issue124.s
diff --git a/sim/testsuite/sim/bfin/issue125.s b/sim/testsuite/bfin/issue125.s
index 826bf7f86ce..826bf7f86ce 100644
--- a/sim/testsuite/sim/bfin/issue125.s
+++ b/sim/testsuite/bfin/issue125.s
diff --git a/sim/testsuite/sim/bfin/issue126.s b/sim/testsuite/bfin/issue126.s
index ff15bac709d..ff15bac709d 100644
--- a/sim/testsuite/sim/bfin/issue126.s
+++ b/sim/testsuite/bfin/issue126.s
diff --git a/sim/testsuite/sim/bfin/issue127.s b/sim/testsuite/bfin/issue127.s
index 811bc37fb81..811bc37fb81 100644
--- a/sim/testsuite/sim/bfin/issue127.s
+++ b/sim/testsuite/bfin/issue127.s
diff --git a/sim/testsuite/sim/bfin/issue129.s b/sim/testsuite/bfin/issue129.s
index f9653a86550..f9653a86550 100644
--- a/sim/testsuite/sim/bfin/issue129.s
+++ b/sim/testsuite/bfin/issue129.s
diff --git a/sim/testsuite/sim/bfin/issue139.S b/sim/testsuite/bfin/issue139.S
index 8df28bacf2c..8df28bacf2c 100644
--- a/sim/testsuite/sim/bfin/issue139.S
+++ b/sim/testsuite/bfin/issue139.S
diff --git a/sim/testsuite/sim/bfin/issue140.S b/sim/testsuite/bfin/issue140.S
index df275177b0d..df275177b0d 100644
--- a/sim/testsuite/sim/bfin/issue140.S
+++ b/sim/testsuite/bfin/issue140.S
diff --git a/sim/testsuite/sim/bfin/issue142.s b/sim/testsuite/bfin/issue142.s
index be290b5a6df..be290b5a6df 100644
--- a/sim/testsuite/sim/bfin/issue142.s
+++ b/sim/testsuite/bfin/issue142.s
diff --git a/sim/testsuite/sim/bfin/issue144.s b/sim/testsuite/bfin/issue144.s
index 3c029a3b088..3c029a3b088 100644
--- a/sim/testsuite/sim/bfin/issue144.s
+++ b/sim/testsuite/bfin/issue144.s
diff --git a/sim/testsuite/sim/bfin/issue146.S b/sim/testsuite/bfin/issue146.S
index b14e78c7ba5..b14e78c7ba5 100644
--- a/sim/testsuite/sim/bfin/issue146.S
+++ b/sim/testsuite/bfin/issue146.S
diff --git a/sim/testsuite/sim/bfin/issue175.s b/sim/testsuite/bfin/issue175.s
index 3073823df17..3073823df17 100644
--- a/sim/testsuite/sim/bfin/issue175.s
+++ b/sim/testsuite/bfin/issue175.s
diff --git a/sim/testsuite/sim/bfin/issue205.s b/sim/testsuite/bfin/issue205.s
index 44cb1e05527..44cb1e05527 100644
--- a/sim/testsuite/sim/bfin/issue205.s
+++ b/sim/testsuite/bfin/issue205.s
diff --git a/sim/testsuite/sim/bfin/issue257.s b/sim/testsuite/bfin/issue257.s
index 01f0396198b..01f0396198b 100644
--- a/sim/testsuite/sim/bfin/issue257.s
+++ b/sim/testsuite/bfin/issue257.s
diff --git a/sim/testsuite/sim/bfin/issue272.S b/sim/testsuite/bfin/issue272.S
index ee8ec382b13..ee8ec382b13 100644
--- a/sim/testsuite/sim/bfin/issue272.S
+++ b/sim/testsuite/bfin/issue272.S
diff --git a/sim/testsuite/sim/bfin/issue83.s b/sim/testsuite/bfin/issue83.s
index 2474d4bdeaa..2474d4bdeaa 100644
--- a/sim/testsuite/sim/bfin/issue83.s
+++ b/sim/testsuite/bfin/issue83.s
diff --git a/sim/testsuite/sim/bfin/issue89.s b/sim/testsuite/bfin/issue89.s
index 24d051792cf..24d051792cf 100644
--- a/sim/testsuite/sim/bfin/issue89.s
+++ b/sim/testsuite/bfin/issue89.s
diff --git a/sim/testsuite/sim/bfin/l0.s b/sim/testsuite/bfin/l0.s
index 88fcb59149c..88fcb59149c 100644
--- a/sim/testsuite/sim/bfin/l0.s
+++ b/sim/testsuite/bfin/l0.s
diff --git a/sim/testsuite/sim/bfin/l0shift.s b/sim/testsuite/bfin/l0shift.s
index 3f5dc2c5494..3f5dc2c5494 100644
--- a/sim/testsuite/sim/bfin/l0shift.s
+++ b/sim/testsuite/bfin/l0shift.s
diff --git a/sim/testsuite/sim/bfin/l2_loop.s b/sim/testsuite/bfin/l2_loop.s
index a6cde541aee..a6cde541aee 100644
--- a/sim/testsuite/sim/bfin/l2_loop.s
+++ b/sim/testsuite/bfin/l2_loop.s
diff --git a/sim/testsuite/sim/bfin/link-2.s b/sim/testsuite/bfin/link-2.s
index ac711c66469..ac711c66469 100644
--- a/sim/testsuite/sim/bfin/link-2.s
+++ b/sim/testsuite/bfin/link-2.s
diff --git a/sim/testsuite/sim/bfin/link.s b/sim/testsuite/bfin/link.s
index c92ae1bb00d..c92ae1bb00d 100644
--- a/sim/testsuite/sim/bfin/link.s
+++ b/sim/testsuite/bfin/link.s
diff --git a/sim/testsuite/sim/bfin/lmu_cplb_multiple0.S b/sim/testsuite/bfin/lmu_cplb_multiple0.S
index 9399c434aef..9399c434aef 100644
--- a/sim/testsuite/sim/bfin/lmu_cplb_multiple0.S
+++ b/sim/testsuite/bfin/lmu_cplb_multiple0.S
diff --git a/sim/testsuite/sim/bfin/lmu_cplb_multiple1.S b/sim/testsuite/bfin/lmu_cplb_multiple1.S
index cf8cdf454f8..cf8cdf454f8 100644
--- a/sim/testsuite/sim/bfin/lmu_cplb_multiple1.S
+++ b/sim/testsuite/bfin/lmu_cplb_multiple1.S
diff --git a/sim/testsuite/sim/bfin/lmu_excpt_align.S b/sim/testsuite/bfin/lmu_excpt_align.S
index b978155028f..b978155028f 100644
--- a/sim/testsuite/sim/bfin/lmu_excpt_align.S
+++ b/sim/testsuite/bfin/lmu_excpt_align.S
diff --git a/sim/testsuite/sim/bfin/lmu_excpt_default.S b/sim/testsuite/bfin/lmu_excpt_default.S
index 9b8a14f3a70..9b8a14f3a70 100644
--- a/sim/testsuite/sim/bfin/lmu_excpt_default.S
+++ b/sim/testsuite/bfin/lmu_excpt_default.S
diff --git a/sim/testsuite/sim/bfin/lmu_excpt_illaddr.S b/sim/testsuite/bfin/lmu_excpt_illaddr.S
index 7c84b6464a6..7c84b6464a6 100644
--- a/sim/testsuite/sim/bfin/lmu_excpt_illaddr.S
+++ b/sim/testsuite/bfin/lmu_excpt_illaddr.S
diff --git a/sim/testsuite/sim/bfin/lmu_excpt_prot0.S b/sim/testsuite/bfin/lmu_excpt_prot0.S
index 279cc025223..279cc025223 100644
--- a/sim/testsuite/sim/bfin/lmu_excpt_prot0.S
+++ b/sim/testsuite/bfin/lmu_excpt_prot0.S
diff --git a/sim/testsuite/sim/bfin/lmu_excpt_prot1.S b/sim/testsuite/bfin/lmu_excpt_prot1.S
index 5ffa680e8c4..5ffa680e8c4 100644
--- a/sim/testsuite/sim/bfin/lmu_excpt_prot1.S
+++ b/sim/testsuite/bfin/lmu_excpt_prot1.S
diff --git a/sim/testsuite/sim/bfin/load.s b/sim/testsuite/bfin/load.s
index 2fca3def2cc..2fca3def2cc 100644
--- a/sim/testsuite/sim/bfin/load.s
+++ b/sim/testsuite/bfin/load.s
diff --git a/sim/testsuite/sim/bfin/logic.s b/sim/testsuite/bfin/logic.s
index 9a41ccd7081..9a41ccd7081 100644
--- a/sim/testsuite/sim/bfin/logic.s
+++ b/sim/testsuite/bfin/logic.s
diff --git a/sim/testsuite/sim/bfin/loop_snafu.s b/sim/testsuite/bfin/loop_snafu.s
index b1e36645f9b..b1e36645f9b 100644
--- a/sim/testsuite/sim/bfin/loop_snafu.s
+++ b/sim/testsuite/bfin/loop_snafu.s
diff --git a/sim/testsuite/sim/bfin/loop_strncpy.s b/sim/testsuite/bfin/loop_strncpy.s
index 13b3711986d..13b3711986d 100644
--- a/sim/testsuite/sim/bfin/loop_strncpy.s
+++ b/sim/testsuite/bfin/loop_strncpy.s
diff --git a/sim/testsuite/sim/bfin/lp0.s b/sim/testsuite/bfin/lp0.s
index dd7bc30b482..dd7bc30b482 100644
--- a/sim/testsuite/sim/bfin/lp0.s
+++ b/sim/testsuite/bfin/lp0.s
diff --git a/sim/testsuite/sim/bfin/lp1.s b/sim/testsuite/bfin/lp1.s
index 89fa2a99dbd..89fa2a99dbd 100644
--- a/sim/testsuite/sim/bfin/lp1.s
+++ b/sim/testsuite/bfin/lp1.s
diff --git a/sim/testsuite/sim/bfin/lsetup.s b/sim/testsuite/bfin/lsetup.s
index ac39613a49c..ac39613a49c 100644
--- a/sim/testsuite/sim/bfin/lsetup.s
+++ b/sim/testsuite/bfin/lsetup.s
diff --git a/sim/testsuite/sim/bfin/m0boundary.s b/sim/testsuite/bfin/m0boundary.s
index 5995d8834b5..5995d8834b5 100644
--- a/sim/testsuite/sim/bfin/m0boundary.s
+++ b/sim/testsuite/bfin/m0boundary.s
diff --git a/sim/testsuite/sim/bfin/m1.S b/sim/testsuite/bfin/m1.S
index 5ddc5d38dc7..5ddc5d38dc7 100644
--- a/sim/testsuite/sim/bfin/m1.S
+++ b/sim/testsuite/bfin/m1.S
diff --git a/sim/testsuite/sim/bfin/m10.s b/sim/testsuite/bfin/m10.s
index 5feb42f662b..5feb42f662b 100644
--- a/sim/testsuite/sim/bfin/m10.s
+++ b/sim/testsuite/bfin/m10.s
diff --git a/sim/testsuite/sim/bfin/m11.s b/sim/testsuite/bfin/m11.s
index 843c0abaf71..843c0abaf71 100644
--- a/sim/testsuite/sim/bfin/m11.s
+++ b/sim/testsuite/bfin/m11.s
diff --git a/sim/testsuite/sim/bfin/m12.s b/sim/testsuite/bfin/m12.s
index 37306e7cd97..37306e7cd97 100644
--- a/sim/testsuite/sim/bfin/m12.s
+++ b/sim/testsuite/bfin/m12.s
diff --git a/sim/testsuite/sim/bfin/m13.s b/sim/testsuite/bfin/m13.s
index 05547a78f72..05547a78f72 100644
--- a/sim/testsuite/sim/bfin/m13.s
+++ b/sim/testsuite/bfin/m13.s
diff --git a/sim/testsuite/sim/bfin/m14.s b/sim/testsuite/bfin/m14.s
index bd3134ecbd0..bd3134ecbd0 100644
--- a/sim/testsuite/sim/bfin/m14.s
+++ b/sim/testsuite/bfin/m14.s
diff --git a/sim/testsuite/sim/bfin/m15.s b/sim/testsuite/bfin/m15.s
index e4292328857..e4292328857 100644
--- a/sim/testsuite/sim/bfin/m15.s
+++ b/sim/testsuite/bfin/m15.s
diff --git a/sim/testsuite/sim/bfin/m16.s b/sim/testsuite/bfin/m16.s
index 9cbc57c2f6d..9cbc57c2f6d 100644
--- a/sim/testsuite/sim/bfin/m16.s
+++ b/sim/testsuite/bfin/m16.s
diff --git a/sim/testsuite/sim/bfin/m17.s b/sim/testsuite/bfin/m17.s
index c7aec4bbd8e..c7aec4bbd8e 100644
--- a/sim/testsuite/sim/bfin/m17.s
+++ b/sim/testsuite/bfin/m17.s
diff --git a/sim/testsuite/sim/bfin/m2.s b/sim/testsuite/bfin/m2.s
index 2ff155c6860..2ff155c6860 100644
--- a/sim/testsuite/sim/bfin/m2.s
+++ b/sim/testsuite/bfin/m2.s
diff --git a/sim/testsuite/sim/bfin/m3.s b/sim/testsuite/bfin/m3.s
index 116263c0b3e..116263c0b3e 100644
--- a/sim/testsuite/sim/bfin/m3.s
+++ b/sim/testsuite/bfin/m3.s
diff --git a/sim/testsuite/sim/bfin/m4.s b/sim/testsuite/bfin/m4.s
index 89770639915..89770639915 100644
--- a/sim/testsuite/sim/bfin/m4.s
+++ b/sim/testsuite/bfin/m4.s
diff --git a/sim/testsuite/sim/bfin/m5.s b/sim/testsuite/bfin/m5.s
index e39a2e0477c..e39a2e0477c 100644
--- a/sim/testsuite/sim/bfin/m5.s
+++ b/sim/testsuite/bfin/m5.s
diff --git a/sim/testsuite/sim/bfin/m6.s b/sim/testsuite/bfin/m6.s
index 738d6237310..738d6237310 100644
--- a/sim/testsuite/sim/bfin/m6.s
+++ b/sim/testsuite/bfin/m6.s
diff --git a/sim/testsuite/sim/bfin/m7.s b/sim/testsuite/bfin/m7.s
index 07e664e0202..07e664e0202 100644
--- a/sim/testsuite/sim/bfin/m7.s
+++ b/sim/testsuite/bfin/m7.s
diff --git a/sim/testsuite/sim/bfin/m8.s b/sim/testsuite/bfin/m8.s
index fe8507fcb0a..fe8507fcb0a 100644
--- a/sim/testsuite/sim/bfin/m8.s
+++ b/sim/testsuite/bfin/m8.s
diff --git a/sim/testsuite/sim/bfin/m9.s b/sim/testsuite/bfin/m9.s
index 79cab4c4254..79cab4c4254 100644
--- a/sim/testsuite/sim/bfin/m9.s
+++ b/sim/testsuite/bfin/m9.s
diff --git a/sim/testsuite/sim/bfin/mac2halfreg.S b/sim/testsuite/bfin/mac2halfreg.S
index 0a73dd35898..0a73dd35898 100644
--- a/sim/testsuite/sim/bfin/mac2halfreg.S
+++ b/sim/testsuite/bfin/mac2halfreg.S
diff --git a/sim/testsuite/sim/bfin/math.s b/sim/testsuite/bfin/math.s
index bd88f70d244..bd88f70d244 100644
--- a/sim/testsuite/sim/bfin/math.s
+++ b/sim/testsuite/bfin/math.s
diff --git a/sim/testsuite/sim/bfin/max_min_flags.s b/sim/testsuite/bfin/max_min_flags.s
index a4ad33b5c17..a4ad33b5c17 100644
--- a/sim/testsuite/sim/bfin/max_min_flags.s
+++ b/sim/testsuite/bfin/max_min_flags.s
diff --git a/sim/testsuite/sim/bfin/mc_s2.s b/sim/testsuite/bfin/mc_s2.s
index 024ee92371b..024ee92371b 100644
--- a/sim/testsuite/sim/bfin/mc_s2.s
+++ b/sim/testsuite/bfin/mc_s2.s
diff --git a/sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c b/sim/testsuite/bfin/mdma-32bit-1d-neg-count.c
index e380254475d..e380254475d 100644
--- a/sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c
+++ b/sim/testsuite/bfin/mdma-32bit-1d-neg-count.c
diff --git a/sim/testsuite/sim/bfin/mdma-32bit-1d.c b/sim/testsuite/bfin/mdma-32bit-1d.c
index acb891ea35c..acb891ea35c 100644
--- a/sim/testsuite/sim/bfin/mdma-32bit-1d.c
+++ b/sim/testsuite/bfin/mdma-32bit-1d.c
diff --git a/sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c b/sim/testsuite/bfin/mdma-8bit-1d-neg-count.c
index 26ba577adf7..26ba577adf7 100644
--- a/sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c
+++ b/sim/testsuite/bfin/mdma-8bit-1d-neg-count.c
diff --git a/sim/testsuite/sim/bfin/mdma-8bit-1d.c b/sim/testsuite/bfin/mdma-8bit-1d.c
index 838409365ba..838409365ba 100644
--- a/sim/testsuite/sim/bfin/mdma-8bit-1d.c
+++ b/sim/testsuite/bfin/mdma-8bit-1d.c
diff --git a/sim/testsuite/sim/bfin/mdma-skel.h b/sim/testsuite/bfin/mdma-skel.h
index 920eff27116..920eff27116 100644
--- a/sim/testsuite/sim/bfin/mdma-skel.h
+++ b/sim/testsuite/bfin/mdma-skel.h
diff --git a/sim/testsuite/sim/bfin/mem3.s b/sim/testsuite/bfin/mem3.s
index da070e0a9ef..da070e0a9ef 100644
--- a/sim/testsuite/sim/bfin/mem3.s
+++ b/sim/testsuite/bfin/mem3.s
diff --git a/sim/testsuite/sim/bfin/mmr-exception.s b/sim/testsuite/bfin/mmr-exception.s
index 5e9a268aef3..5e9a268aef3 100644
--- a/sim/testsuite/sim/bfin/mmr-exception.s
+++ b/sim/testsuite/bfin/mmr-exception.s
diff --git a/sim/testsuite/sim/bfin/move.s b/sim/testsuite/bfin/move.s
index b8f41c8bfbc..b8f41c8bfbc 100644
--- a/sim/testsuite/sim/bfin/move.s
+++ b/sim/testsuite/bfin/move.s
diff --git a/sim/testsuite/sim/bfin/msa_acp_5.10.S b/sim/testsuite/bfin/msa_acp_5.10.S
index 75e50e3c2db..75e50e3c2db 100644
--- a/sim/testsuite/sim/bfin/msa_acp_5.10.S
+++ b/sim/testsuite/bfin/msa_acp_5.10.S
diff --git a/sim/testsuite/sim/bfin/msa_acp_5.12_1.S b/sim/testsuite/bfin/msa_acp_5.12_1.S
index d65496d0b22..d65496d0b22 100644
--- a/sim/testsuite/sim/bfin/msa_acp_5.12_1.S
+++ b/sim/testsuite/bfin/msa_acp_5.12_1.S
diff --git a/sim/testsuite/sim/bfin/msa_acp_5.12_2.S b/sim/testsuite/bfin/msa_acp_5.12_2.S
index e965ad1a4d8..e965ad1a4d8 100644
--- a/sim/testsuite/sim/bfin/msa_acp_5.12_2.S
+++ b/sim/testsuite/bfin/msa_acp_5.12_2.S
diff --git a/sim/testsuite/sim/bfin/msa_acp_5_10.s b/sim/testsuite/bfin/msa_acp_5_10.s
index eae4277f418..eae4277f418 100644
--- a/sim/testsuite/sim/bfin/msa_acp_5_10.s
+++ b/sim/testsuite/bfin/msa_acp_5_10.s
diff --git a/sim/testsuite/sim/bfin/mult.s b/sim/testsuite/bfin/mult.s
index 26bb55e46dd..26bb55e46dd 100644
--- a/sim/testsuite/sim/bfin/mult.s
+++ b/sim/testsuite/bfin/mult.s
diff --git a/sim/testsuite/sim/bfin/neg-2.S b/sim/testsuite/bfin/neg-2.S
index 4430171821a..4430171821a 100644
--- a/sim/testsuite/sim/bfin/neg-2.S
+++ b/sim/testsuite/bfin/neg-2.S
diff --git a/sim/testsuite/sim/bfin/neg-3.S b/sim/testsuite/bfin/neg-3.S
index f1f0a2fc5aa..f1f0a2fc5aa 100644
--- a/sim/testsuite/sim/bfin/neg-3.S
+++ b/sim/testsuite/bfin/neg-3.S
diff --git a/sim/testsuite/sim/bfin/neg.S b/sim/testsuite/bfin/neg.S
index 45649a18ada..45649a18ada 100644
--- a/sim/testsuite/sim/bfin/neg.S
+++ b/sim/testsuite/bfin/neg.S
diff --git a/sim/testsuite/sim/bfin/nshift.s b/sim/testsuite/bfin/nshift.s
index f9e345b9532..f9e345b9532 100644
--- a/sim/testsuite/sim/bfin/nshift.s
+++ b/sim/testsuite/bfin/nshift.s
diff --git a/sim/testsuite/sim/bfin/pr.s b/sim/testsuite/bfin/pr.s
index d2901840c70..d2901840c70 100644
--- a/sim/testsuite/sim/bfin/pr.s
+++ b/sim/testsuite/bfin/pr.s
diff --git a/sim/testsuite/sim/bfin/push-pop-multiple.s b/sim/testsuite/bfin/push-pop-multiple.s
index 2a2b3562ca8..2a2b3562ca8 100644
--- a/sim/testsuite/sim/bfin/push-pop-multiple.s
+++ b/sim/testsuite/bfin/push-pop-multiple.s
diff --git a/sim/testsuite/sim/bfin/push-pop.s b/sim/testsuite/bfin/push-pop.s
index bd6eda8b6aa..bd6eda8b6aa 100644
--- a/sim/testsuite/sim/bfin/push-pop.s
+++ b/sim/testsuite/bfin/push-pop.s
diff --git a/sim/testsuite/sim/bfin/pushpopreg_1.s b/sim/testsuite/bfin/pushpopreg_1.s
index 5bf4aa64943..5bf4aa64943 100644
--- a/sim/testsuite/sim/bfin/pushpopreg_1.s
+++ b/sim/testsuite/bfin/pushpopreg_1.s
diff --git a/sim/testsuite/sim/bfin/quadaddsub.s b/sim/testsuite/bfin/quadaddsub.s
index 15021798b66..15021798b66 100644
--- a/sim/testsuite/sim/bfin/quadaddsub.s
+++ b/sim/testsuite/bfin/quadaddsub.s
diff --git a/sim/testsuite/sim/bfin/random_0001.s b/sim/testsuite/bfin/random_0001.s
index 3cc946fb854..3cc946fb854 100644
--- a/sim/testsuite/sim/bfin/random_0001.s
+++ b/sim/testsuite/bfin/random_0001.s
diff --git a/sim/testsuite/sim/bfin/random_0002.S b/sim/testsuite/bfin/random_0002.S
index 3567ae01d9a..3567ae01d9a 100644
--- a/sim/testsuite/sim/bfin/random_0002.S
+++ b/sim/testsuite/bfin/random_0002.S
diff --git a/sim/testsuite/sim/bfin/random_0003.S b/sim/testsuite/bfin/random_0003.S
index d9852f20731..d9852f20731 100644
--- a/sim/testsuite/sim/bfin/random_0003.S
+++ b/sim/testsuite/bfin/random_0003.S
diff --git a/sim/testsuite/sim/bfin/random_0004.S b/sim/testsuite/bfin/random_0004.S
index fddabbc3c7f..fddabbc3c7f 100644
--- a/sim/testsuite/sim/bfin/random_0004.S
+++ b/sim/testsuite/bfin/random_0004.S
diff --git a/sim/testsuite/sim/bfin/random_0005.S b/sim/testsuite/bfin/random_0005.S
index 8980dfee6b1..8980dfee6b1 100644
--- a/sim/testsuite/sim/bfin/random_0005.S
+++ b/sim/testsuite/bfin/random_0005.S
diff --git a/sim/testsuite/sim/bfin/random_0006.S b/sim/testsuite/bfin/random_0006.S
index bafe19a4abe..bafe19a4abe 100644
--- a/sim/testsuite/sim/bfin/random_0006.S
+++ b/sim/testsuite/bfin/random_0006.S
diff --git a/sim/testsuite/sim/bfin/random_0007.S b/sim/testsuite/bfin/random_0007.S
index eb98e077d58..eb98e077d58 100644
--- a/sim/testsuite/sim/bfin/random_0007.S
+++ b/sim/testsuite/bfin/random_0007.S
diff --git a/sim/testsuite/sim/bfin/random_0008.S b/sim/testsuite/bfin/random_0008.S
index d856b0c975f..d856b0c975f 100644
--- a/sim/testsuite/sim/bfin/random_0008.S
+++ b/sim/testsuite/bfin/random_0008.S
diff --git a/sim/testsuite/sim/bfin/random_0009.S b/sim/testsuite/bfin/random_0009.S
index 6b3960a488a..6b3960a488a 100644
--- a/sim/testsuite/sim/bfin/random_0009.S
+++ b/sim/testsuite/bfin/random_0009.S
diff --git a/sim/testsuite/sim/bfin/random_0010.S b/sim/testsuite/bfin/random_0010.S
index c434edb80e8..c434edb80e8 100644
--- a/sim/testsuite/sim/bfin/random_0010.S
+++ b/sim/testsuite/bfin/random_0010.S
diff --git a/sim/testsuite/sim/bfin/random_0011.S b/sim/testsuite/bfin/random_0011.S
index 0b0ccac5003..0b0ccac5003 100644
--- a/sim/testsuite/sim/bfin/random_0011.S
+++ b/sim/testsuite/bfin/random_0011.S
diff --git a/sim/testsuite/sim/bfin/random_0012.S b/sim/testsuite/bfin/random_0012.S
index cedf3597409..cedf3597409 100644
--- a/sim/testsuite/sim/bfin/random_0012.S
+++ b/sim/testsuite/bfin/random_0012.S
diff --git a/sim/testsuite/sim/bfin/random_0013.S b/sim/testsuite/bfin/random_0013.S
index 9a427b38bfc..9a427b38bfc 100644
--- a/sim/testsuite/sim/bfin/random_0013.S
+++ b/sim/testsuite/bfin/random_0013.S
diff --git a/sim/testsuite/sim/bfin/random_0014.S b/sim/testsuite/bfin/random_0014.S
index c77b3051465..c77b3051465 100644
--- a/sim/testsuite/sim/bfin/random_0014.S
+++ b/sim/testsuite/bfin/random_0014.S
diff --git a/sim/testsuite/sim/bfin/random_0015.S b/sim/testsuite/bfin/random_0015.S
index 60d6317993c..60d6317993c 100644
--- a/sim/testsuite/sim/bfin/random_0015.S
+++ b/sim/testsuite/bfin/random_0015.S
diff --git a/sim/testsuite/sim/bfin/random_0016.S b/sim/testsuite/bfin/random_0016.S
index 0b450748ea9..0b450748ea9 100644
--- a/sim/testsuite/sim/bfin/random_0016.S
+++ b/sim/testsuite/bfin/random_0016.S
diff --git a/sim/testsuite/sim/bfin/random_0017.S b/sim/testsuite/bfin/random_0017.S
index edfb6507e2b..edfb6507e2b 100644
--- a/sim/testsuite/sim/bfin/random_0017.S
+++ b/sim/testsuite/bfin/random_0017.S
diff --git a/sim/testsuite/sim/bfin/random_0018.S b/sim/testsuite/bfin/random_0018.S
index f6ec033f8d7..f6ec033f8d7 100644
--- a/sim/testsuite/sim/bfin/random_0018.S
+++ b/sim/testsuite/bfin/random_0018.S
diff --git a/sim/testsuite/sim/bfin/random_0019.S b/sim/testsuite/bfin/random_0019.S
index 2da09c4be2e..2da09c4be2e 100644
--- a/sim/testsuite/sim/bfin/random_0019.S
+++ b/sim/testsuite/bfin/random_0019.S
diff --git a/sim/testsuite/sim/bfin/random_0020.S b/sim/testsuite/bfin/random_0020.S
index d140fb15268..d140fb15268 100644
--- a/sim/testsuite/sim/bfin/random_0020.S
+++ b/sim/testsuite/bfin/random_0020.S
diff --git a/sim/testsuite/sim/bfin/random_0021.S b/sim/testsuite/bfin/random_0021.S
index 2497a449387..2497a449387 100644
--- a/sim/testsuite/sim/bfin/random_0021.S
+++ b/sim/testsuite/bfin/random_0021.S
diff --git a/sim/testsuite/sim/bfin/random_0022.S b/sim/testsuite/bfin/random_0022.S
index fce2803e1e8..fce2803e1e8 100644
--- a/sim/testsuite/sim/bfin/random_0022.S
+++ b/sim/testsuite/bfin/random_0022.S
diff --git a/sim/testsuite/sim/bfin/random_0023.S b/sim/testsuite/bfin/random_0023.S
index 9dd2d1a46f6..9dd2d1a46f6 100644
--- a/sim/testsuite/sim/bfin/random_0023.S
+++ b/sim/testsuite/bfin/random_0023.S
diff --git a/sim/testsuite/sim/bfin/random_0024.S b/sim/testsuite/bfin/random_0024.S
index dab88802a5a..dab88802a5a 100644
--- a/sim/testsuite/sim/bfin/random_0024.S
+++ b/sim/testsuite/bfin/random_0024.S
diff --git a/sim/testsuite/sim/bfin/random_0025.S b/sim/testsuite/bfin/random_0025.S
index 14cf0491bf5..14cf0491bf5 100644
--- a/sim/testsuite/sim/bfin/random_0025.S
+++ b/sim/testsuite/bfin/random_0025.S
diff --git a/sim/testsuite/sim/bfin/random_0026.S b/sim/testsuite/bfin/random_0026.S
index 526b007574a..526b007574a 100644
--- a/sim/testsuite/sim/bfin/random_0026.S
+++ b/sim/testsuite/bfin/random_0026.S
diff --git a/sim/testsuite/sim/bfin/random_0027.S b/sim/testsuite/bfin/random_0027.S
index 06ea3c801a4..06ea3c801a4 100644
--- a/sim/testsuite/sim/bfin/random_0027.S
+++ b/sim/testsuite/bfin/random_0027.S
diff --git a/sim/testsuite/sim/bfin/random_0028.S b/sim/testsuite/bfin/random_0028.S
index 2fd31c93b5f..2fd31c93b5f 100644
--- a/sim/testsuite/sim/bfin/random_0028.S
+++ b/sim/testsuite/bfin/random_0028.S
diff --git a/sim/testsuite/sim/bfin/random_0029.S b/sim/testsuite/bfin/random_0029.S
index c7549957a52..c7549957a52 100644
--- a/sim/testsuite/sim/bfin/random_0029.S
+++ b/sim/testsuite/bfin/random_0029.S
diff --git a/sim/testsuite/sim/bfin/random_0030.S b/sim/testsuite/bfin/random_0030.S
index 417fb282e77..417fb282e77 100644
--- a/sim/testsuite/sim/bfin/random_0030.S
+++ b/sim/testsuite/bfin/random_0030.S
diff --git a/sim/testsuite/sim/bfin/random_0031.S b/sim/testsuite/bfin/random_0031.S
index 4a849e17cb0..4a849e17cb0 100644
--- a/sim/testsuite/sim/bfin/random_0031.S
+++ b/sim/testsuite/bfin/random_0031.S
diff --git a/sim/testsuite/sim/bfin/random_0032.S b/sim/testsuite/bfin/random_0032.S
index bfded41401f..bfded41401f 100644
--- a/sim/testsuite/sim/bfin/random_0032.S
+++ b/sim/testsuite/bfin/random_0032.S
diff --git a/sim/testsuite/sim/bfin/random_0033.S b/sim/testsuite/bfin/random_0033.S
index 48353968d4f..48353968d4f 100644
--- a/sim/testsuite/sim/bfin/random_0033.S
+++ b/sim/testsuite/bfin/random_0033.S
diff --git a/sim/testsuite/sim/bfin/random_0034.S b/sim/testsuite/bfin/random_0034.S
index 7aeaadbd3d5..7aeaadbd3d5 100644
--- a/sim/testsuite/sim/bfin/random_0034.S
+++ b/sim/testsuite/bfin/random_0034.S
diff --git a/sim/testsuite/sim/bfin/random_0035.S b/sim/testsuite/bfin/random_0035.S
index 7c1051759cd..7c1051759cd 100644
--- a/sim/testsuite/sim/bfin/random_0035.S
+++ b/sim/testsuite/bfin/random_0035.S
diff --git a/sim/testsuite/sim/bfin/random_0036.S b/sim/testsuite/bfin/random_0036.S
index 7e75da905da..7e75da905da 100644
--- a/sim/testsuite/sim/bfin/random_0036.S
+++ b/sim/testsuite/bfin/random_0036.S
diff --git a/sim/testsuite/sim/bfin/random_0037.S b/sim/testsuite/bfin/random_0037.S
index 05eae8a7398..05eae8a7398 100644
--- a/sim/testsuite/sim/bfin/random_0037.S
+++ b/sim/testsuite/bfin/random_0037.S
diff --git a/sim/testsuite/sim/bfin/run-tests.sh b/sim/testsuite/bfin/run-tests.sh
index c5ee7771f31..c5ee7771f31 100755
--- a/sim/testsuite/sim/bfin/run-tests.sh
+++ b/sim/testsuite/bfin/run-tests.sh
diff --git a/sim/testsuite/sim/bfin/s0.s b/sim/testsuite/bfin/s0.s
index 8fa53f25896..8fa53f25896 100644
--- a/sim/testsuite/sim/bfin/s0.s
+++ b/sim/testsuite/bfin/s0.s
diff --git a/sim/testsuite/sim/bfin/s1.s b/sim/testsuite/bfin/s1.s
index 262dc06d9f3..262dc06d9f3 100644
--- a/sim/testsuite/sim/bfin/s1.s
+++ b/sim/testsuite/bfin/s1.s
diff --git a/sim/testsuite/sim/bfin/s10.s b/sim/testsuite/bfin/s10.s
index 503cabfe7a3..503cabfe7a3 100644
--- a/sim/testsuite/sim/bfin/s10.s
+++ b/sim/testsuite/bfin/s10.s
diff --git a/sim/testsuite/sim/bfin/s11.s b/sim/testsuite/bfin/s11.s
index 16a57eb5937..16a57eb5937 100644
--- a/sim/testsuite/sim/bfin/s11.s
+++ b/sim/testsuite/bfin/s11.s
diff --git a/sim/testsuite/sim/bfin/s12.s b/sim/testsuite/bfin/s12.s
index 2f667983d6f..2f667983d6f 100644
--- a/sim/testsuite/sim/bfin/s12.s
+++ b/sim/testsuite/bfin/s12.s
diff --git a/sim/testsuite/sim/bfin/s13.s b/sim/testsuite/bfin/s13.s
index 22b77b776eb..22b77b776eb 100644
--- a/sim/testsuite/sim/bfin/s13.s
+++ b/sim/testsuite/bfin/s13.s
diff --git a/sim/testsuite/sim/bfin/s14.s b/sim/testsuite/bfin/s14.s
index 99814eed789..99814eed789 100644
--- a/sim/testsuite/sim/bfin/s14.s
+++ b/sim/testsuite/bfin/s14.s
diff --git a/sim/testsuite/sim/bfin/s15.s b/sim/testsuite/bfin/s15.s
index 9c32d488579..9c32d488579 100644
--- a/sim/testsuite/sim/bfin/s15.s
+++ b/sim/testsuite/bfin/s15.s
diff --git a/sim/testsuite/sim/bfin/s16.s b/sim/testsuite/bfin/s16.s
index 6741cf38348..6741cf38348 100644
--- a/sim/testsuite/sim/bfin/s16.s
+++ b/sim/testsuite/bfin/s16.s
diff --git a/sim/testsuite/sim/bfin/s17.s b/sim/testsuite/bfin/s17.s
index 530a93babc8..530a93babc8 100644
--- a/sim/testsuite/sim/bfin/s17.s
+++ b/sim/testsuite/bfin/s17.s
diff --git a/sim/testsuite/sim/bfin/s18.s b/sim/testsuite/bfin/s18.s
index 6f26cc8288f..6f26cc8288f 100644
--- a/sim/testsuite/sim/bfin/s18.s
+++ b/sim/testsuite/bfin/s18.s
diff --git a/sim/testsuite/sim/bfin/s19.s b/sim/testsuite/bfin/s19.s
index 8e37ca24035..8e37ca24035 100644
--- a/sim/testsuite/sim/bfin/s19.s
+++ b/sim/testsuite/bfin/s19.s
diff --git a/sim/testsuite/sim/bfin/s2.s b/sim/testsuite/bfin/s2.s
index 4b8ab2dfe93..4b8ab2dfe93 100644
--- a/sim/testsuite/sim/bfin/s2.s
+++ b/sim/testsuite/bfin/s2.s
diff --git a/sim/testsuite/sim/bfin/s20.s b/sim/testsuite/bfin/s20.s
index 7f97d220a19..7f97d220a19 100644
--- a/sim/testsuite/sim/bfin/s20.s
+++ b/sim/testsuite/bfin/s20.s
diff --git a/sim/testsuite/sim/bfin/s21.s b/sim/testsuite/bfin/s21.s
index b528dd9527b..b528dd9527b 100644
--- a/sim/testsuite/sim/bfin/s21.s
+++ b/sim/testsuite/bfin/s21.s
diff --git a/sim/testsuite/sim/bfin/s3.s b/sim/testsuite/bfin/s3.s
index d3178a4ef9f..d3178a4ef9f 100644
--- a/sim/testsuite/sim/bfin/s3.s
+++ b/sim/testsuite/bfin/s3.s
diff --git a/sim/testsuite/sim/bfin/s30.s b/sim/testsuite/bfin/s30.s
index 4ec6ef43020..4ec6ef43020 100644
--- a/sim/testsuite/sim/bfin/s30.s
+++ b/sim/testsuite/bfin/s30.s
diff --git a/sim/testsuite/sim/bfin/s4.s b/sim/testsuite/bfin/s4.s
index 784c57d82c8..784c57d82c8 100644
--- a/sim/testsuite/sim/bfin/s4.s
+++ b/sim/testsuite/bfin/s4.s
diff --git a/sim/testsuite/sim/bfin/s5.s b/sim/testsuite/bfin/s5.s
index 7f38cd476dd..7f38cd476dd 100644
--- a/sim/testsuite/sim/bfin/s5.s
+++ b/sim/testsuite/bfin/s5.s
diff --git a/sim/testsuite/sim/bfin/s6.s b/sim/testsuite/bfin/s6.s
index 6fc9a2b992f..6fc9a2b992f 100644
--- a/sim/testsuite/sim/bfin/s6.s
+++ b/sim/testsuite/bfin/s6.s
diff --git a/sim/testsuite/sim/bfin/s7.s b/sim/testsuite/bfin/s7.s
index 0cda60ef449..0cda60ef449 100644
--- a/sim/testsuite/sim/bfin/s7.s
+++ b/sim/testsuite/bfin/s7.s
diff --git a/sim/testsuite/sim/bfin/s8.s b/sim/testsuite/bfin/s8.s
index 46d156eb74b..46d156eb74b 100644
--- a/sim/testsuite/sim/bfin/s8.s
+++ b/sim/testsuite/bfin/s8.s
diff --git a/sim/testsuite/sim/bfin/s9.s b/sim/testsuite/bfin/s9.s
index 7293e3a5231..7293e3a5231 100644
--- a/sim/testsuite/sim/bfin/s9.s
+++ b/sim/testsuite/bfin/s9.s
diff --git a/sim/testsuite/sim/bfin/saatest.s b/sim/testsuite/bfin/saatest.s
index 395762776a9..395762776a9 100644
--- a/sim/testsuite/sim/bfin/saatest.s
+++ b/sim/testsuite/bfin/saatest.s
diff --git a/sim/testsuite/sim/bfin/se_all16bitopcodes.S b/sim/testsuite/bfin/se_all16bitopcodes.S
index 042621e3ef0..042621e3ef0 100644
--- a/sim/testsuite/sim/bfin/se_all16bitopcodes.S
+++ b/sim/testsuite/bfin/se_all16bitopcodes.S
diff --git a/sim/testsuite/sim/bfin/se_all32bitopcodes.S b/sim/testsuite/bfin/se_all32bitopcodes.S
index 6ffe6d1c5cf..6ffe6d1c5cf 100644
--- a/sim/testsuite/sim/bfin/se_all32bitopcodes.S
+++ b/sim/testsuite/bfin/se_all32bitopcodes.S
diff --git a/sim/testsuite/sim/bfin/se_all32bitopcodes.lds b/sim/testsuite/bfin/se_all32bitopcodes.lds
index 6f37d657b77..6f37d657b77 100644
--- a/sim/testsuite/sim/bfin/se_all32bitopcodes.lds
+++ b/sim/testsuite/bfin/se_all32bitopcodes.lds
diff --git a/sim/testsuite/sim/bfin/se_all64bitg0opcodes.S b/sim/testsuite/bfin/se_all64bitg0opcodes.S
index 516583bb2d3..516583bb2d3 100644
--- a/sim/testsuite/sim/bfin/se_all64bitg0opcodes.S
+++ b/sim/testsuite/bfin/se_all64bitg0opcodes.S
diff --git a/sim/testsuite/sim/bfin/se_all64bitg1opcodes.S b/sim/testsuite/bfin/se_all64bitg1opcodes.S
index aae10f08695..aae10f08695 100644
--- a/sim/testsuite/sim/bfin/se_all64bitg1opcodes.S
+++ b/sim/testsuite/bfin/se_all64bitg1opcodes.S
diff --git a/sim/testsuite/sim/bfin/se_all64bitg2opcodes.S b/sim/testsuite/bfin/se_all64bitg2opcodes.S
index 99de3ac5370..99de3ac5370 100644
--- a/sim/testsuite/sim/bfin/se_all64bitg2opcodes.S
+++ b/sim/testsuite/bfin/se_all64bitg2opcodes.S
diff --git a/sim/testsuite/sim/bfin/se_allopcodes.h b/sim/testsuite/bfin/se_allopcodes.h
index 796d5c4e62b..796d5c4e62b 100644
--- a/sim/testsuite/sim/bfin/se_allopcodes.h
+++ b/sim/testsuite/bfin/se_allopcodes.h
diff --git a/sim/testsuite/sim/bfin/se_brtarget_stall.S b/sim/testsuite/bfin/se_brtarget_stall.S
index 066602be44b..066602be44b 100644
--- a/sim/testsuite/sim/bfin/se_brtarget_stall.S
+++ b/sim/testsuite/bfin/se_brtarget_stall.S
diff --git a/sim/testsuite/sim/bfin/se_bug_ui.S b/sim/testsuite/bfin/se_bug_ui.S
index 4922d975175..4922d975175 100644
--- a/sim/testsuite/sim/bfin/se_bug_ui.S
+++ b/sim/testsuite/bfin/se_bug_ui.S
diff --git a/sim/testsuite/sim/bfin/se_bug_ui2.S b/sim/testsuite/bfin/se_bug_ui2.S
index 5e0af4c934c..5e0af4c934c 100644
--- a/sim/testsuite/sim/bfin/se_bug_ui2.S
+++ b/sim/testsuite/bfin/se_bug_ui2.S
diff --git a/sim/testsuite/sim/bfin/se_bug_ui3.S b/sim/testsuite/bfin/se_bug_ui3.S
index 3c0ff772a53..3c0ff772a53 100644
--- a/sim/testsuite/sim/bfin/se_bug_ui3.S
+++ b/sim/testsuite/bfin/se_bug_ui3.S
diff --git a/sim/testsuite/sim/bfin/se_cc2stat_haz.S b/sim/testsuite/bfin/se_cc2stat_haz.S
index 7bb1a24f781..7bb1a24f781 100644
--- a/sim/testsuite/sim/bfin/se_cc2stat_haz.S
+++ b/sim/testsuite/bfin/se_cc2stat_haz.S
diff --git a/sim/testsuite/sim/bfin/se_cc_kill.S b/sim/testsuite/bfin/se_cc_kill.S
index 5d0aead7874..5d0aead7874 100644
--- a/sim/testsuite/sim/bfin/se_cc_kill.S
+++ b/sim/testsuite/bfin/se_cc_kill.S
diff --git a/sim/testsuite/sim/bfin/se_cof.S b/sim/testsuite/bfin/se_cof.S
index 4802ccec44d..4802ccec44d 100644
--- a/sim/testsuite/sim/bfin/se_cof.S
+++ b/sim/testsuite/bfin/se_cof.S
diff --git a/sim/testsuite/sim/bfin/se_event_quad.S b/sim/testsuite/bfin/se_event_quad.S
index 0a1611b4034..0a1611b4034 100644
--- a/sim/testsuite/sim/bfin/se_event_quad.S
+++ b/sim/testsuite/bfin/se_event_quad.S
diff --git a/sim/testsuite/sim/bfin/se_excpt_dagprotviol.S b/sim/testsuite/bfin/se_excpt_dagprotviol.S
index 48e496b7851..48e496b7851 100644
--- a/sim/testsuite/sim/bfin/se_excpt_dagprotviol.S
+++ b/sim/testsuite/bfin/se_excpt_dagprotviol.S
diff --git a/sim/testsuite/sim/bfin/se_excpt_ifprotviol.S b/sim/testsuite/bfin/se_excpt_ifprotviol.S
index 50207fc3bbe..50207fc3bbe 100644
--- a/sim/testsuite/sim/bfin/se_excpt_ifprotviol.S
+++ b/sim/testsuite/bfin/se_excpt_ifprotviol.S
diff --git a/sim/testsuite/sim/bfin/se_excpt_ssstep.S b/sim/testsuite/bfin/se_excpt_ssstep.S
index 5cb5558f30a..5cb5558f30a 100644
--- a/sim/testsuite/sim/bfin/se_excpt_ssstep.S
+++ b/sim/testsuite/bfin/se_excpt_ssstep.S
diff --git a/sim/testsuite/sim/bfin/se_illegalcombination.S b/sim/testsuite/bfin/se_illegalcombination.S
index 0fe5f27533f..0fe5f27533f 100644
--- a/sim/testsuite/sim/bfin/se_illegalcombination.S
+++ b/sim/testsuite/bfin/se_illegalcombination.S
diff --git a/sim/testsuite/sim/bfin/se_kill_wbbr.S b/sim/testsuite/bfin/se_kill_wbbr.S
index 80ec7d1438c..80ec7d1438c 100644
--- a/sim/testsuite/sim/bfin/se_kill_wbbr.S
+++ b/sim/testsuite/bfin/se_kill_wbbr.S
diff --git a/sim/testsuite/sim/bfin/se_kills2.S b/sim/testsuite/bfin/se_kills2.S
index 73f9d28fc3e..73f9d28fc3e 100644
--- a/sim/testsuite/sim/bfin/se_kills2.S
+++ b/sim/testsuite/bfin/se_kills2.S
diff --git a/sim/testsuite/sim/bfin/se_loop_disable.S b/sim/testsuite/bfin/se_loop_disable.S
index 3b84d8c165f..3b84d8c165f 100644
--- a/sim/testsuite/sim/bfin/se_loop_disable.S
+++ b/sim/testsuite/bfin/se_loop_disable.S
diff --git a/sim/testsuite/sim/bfin/se_loop_kill.S b/sim/testsuite/bfin/se_loop_kill.S
index 6a2b63329cb..6a2b63329cb 100644
--- a/sim/testsuite/sim/bfin/se_loop_kill.S
+++ b/sim/testsuite/bfin/se_loop_kill.S
diff --git a/sim/testsuite/sim/bfin/se_loop_kill_01.S b/sim/testsuite/bfin/se_loop_kill_01.S
index 55b62734d64..55b62734d64 100644
--- a/sim/testsuite/sim/bfin/se_loop_kill_01.S
+++ b/sim/testsuite/bfin/se_loop_kill_01.S
diff --git a/sim/testsuite/sim/bfin/se_loop_kill_dcr.S b/sim/testsuite/bfin/se_loop_kill_dcr.S
index 13bf16a545e..13bf16a545e 100644
--- a/sim/testsuite/sim/bfin/se_loop_kill_dcr.S
+++ b/sim/testsuite/bfin/se_loop_kill_dcr.S
diff --git a/sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S b/sim/testsuite/bfin/se_loop_kill_dcr_01.S
index 39a2e8df8f6..39a2e8df8f6 100644
--- a/sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S
+++ b/sim/testsuite/bfin/se_loop_kill_dcr_01.S
diff --git a/sim/testsuite/sim/bfin/se_loop_lr.S b/sim/testsuite/bfin/se_loop_lr.S
index 71e0308ae0a..71e0308ae0a 100644
--- a/sim/testsuite/sim/bfin/se_loop_lr.S
+++ b/sim/testsuite/bfin/se_loop_lr.S
diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S b/sim/testsuite/bfin/se_loop_mv2lb_stall.S
index a3b2c24cbba..a3b2c24cbba 100644
--- a/sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S
+++ b/sim/testsuite/bfin/se_loop_mv2lb_stall.S
diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lc.S b/sim/testsuite/bfin/se_loop_mv2lc.S
index 69adeca951f..69adeca951f 100644
--- a/sim/testsuite/sim/bfin/se_loop_mv2lc.S
+++ b/sim/testsuite/bfin/se_loop_mv2lc.S
diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S b/sim/testsuite/bfin/se_loop_mv2lc_stall.S
index ecd98bf3ba6..ecd98bf3ba6 100644
--- a/sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S
+++ b/sim/testsuite/bfin/se_loop_mv2lc_stall.S
diff --git a/sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S b/sim/testsuite/bfin/se_loop_mv2lt_stall.S
index 36d2d73baaa..36d2d73baaa 100644
--- a/sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S
+++ b/sim/testsuite/bfin/se_loop_mv2lt_stall.S
diff --git a/sim/testsuite/sim/bfin/se_loop_nest_ppm.S b/sim/testsuite/bfin/se_loop_nest_ppm.S
index 81613db263c..81613db263c 100644
--- a/sim/testsuite/sim/bfin/se_loop_nest_ppm.S
+++ b/sim/testsuite/bfin/se_loop_nest_ppm.S
diff --git a/sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S b/sim/testsuite/bfin/se_loop_nest_ppm_1.S
index 6eab92f3bbf..6eab92f3bbf 100644
--- a/sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S
+++ b/sim/testsuite/bfin/se_loop_nest_ppm_1.S
diff --git a/sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S b/sim/testsuite/bfin/se_loop_nest_ppm_2.S
index bf842edef4d..bf842edef4d 100644
--- a/sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S
+++ b/sim/testsuite/bfin/se_loop_nest_ppm_2.S
diff --git a/sim/testsuite/sim/bfin/se_loop_ppm.S b/sim/testsuite/bfin/se_loop_ppm.S
index b551baff67f..b551baff67f 100644
--- a/sim/testsuite/sim/bfin/se_loop_ppm.S
+++ b/sim/testsuite/bfin/se_loop_ppm.S
diff --git a/sim/testsuite/sim/bfin/se_loop_ppm_1.S b/sim/testsuite/bfin/se_loop_ppm_1.S
index db8e2cafd00..db8e2cafd00 100644
--- a/sim/testsuite/sim/bfin/se_loop_ppm_1.S
+++ b/sim/testsuite/bfin/se_loop_ppm_1.S
diff --git a/sim/testsuite/sim/bfin/se_loop_ppm_int.S b/sim/testsuite/bfin/se_loop_ppm_int.S
index eed16b4713d..eed16b4713d 100644
--- a/sim/testsuite/sim/bfin/se_loop_ppm_int.S
+++ b/sim/testsuite/bfin/se_loop_ppm_int.S
diff --git a/sim/testsuite/sim/bfin/se_lsetup_kill.S b/sim/testsuite/bfin/se_lsetup_kill.S
index 65d3441fb7d..65d3441fb7d 100644
--- a/sim/testsuite/sim/bfin/se_lsetup_kill.S
+++ b/sim/testsuite/bfin/se_lsetup_kill.S
diff --git a/sim/testsuite/sim/bfin/se_misaligned_fetch.S b/sim/testsuite/bfin/se_misaligned_fetch.S
index 224924314b7..224924314b7 100644
--- a/sim/testsuite/sim/bfin/se_misaligned_fetch.S
+++ b/sim/testsuite/bfin/se_misaligned_fetch.S
diff --git a/sim/testsuite/sim/bfin/se_more_ret_haz.S b/sim/testsuite/bfin/se_more_ret_haz.S
index c25ddca0366..c25ddca0366 100644
--- a/sim/testsuite/sim/bfin/se_more_ret_haz.S
+++ b/sim/testsuite/bfin/se_more_ret_haz.S
diff --git a/sim/testsuite/sim/bfin/se_mv2lp.S b/sim/testsuite/bfin/se_mv2lp.S
index 09feafca3fc..09feafca3fc 100644
--- a/sim/testsuite/sim/bfin/se_mv2lp.S
+++ b/sim/testsuite/bfin/se_mv2lp.S
diff --git a/sim/testsuite/sim/bfin/se_oneins_zoff.S b/sim/testsuite/bfin/se_oneins_zoff.S
index 79259fc7c5a..79259fc7c5a 100644
--- a/sim/testsuite/sim/bfin/se_oneins_zoff.S
+++ b/sim/testsuite/bfin/se_oneins_zoff.S
diff --git a/sim/testsuite/sim/bfin/se_popkill.S b/sim/testsuite/bfin/se_popkill.S
index 550db1994c4..550db1994c4 100644
--- a/sim/testsuite/sim/bfin/se_popkill.S
+++ b/sim/testsuite/bfin/se_popkill.S
diff --git a/sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S b/sim/testsuite/bfin/se_regmv_usp_sysreg.S
index 9d776acbcd9..9d776acbcd9 100644
--- a/sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S
+++ b/sim/testsuite/bfin/se_regmv_usp_sysreg.S
diff --git a/sim/testsuite/sim/bfin/se_rets_hazard.s b/sim/testsuite/bfin/se_rets_hazard.s
index 7406e8708fc..7406e8708fc 100644
--- a/sim/testsuite/sim/bfin/se_rets_hazard.s
+++ b/sim/testsuite/bfin/se_rets_hazard.s
diff --git a/sim/testsuite/sim/bfin/se_rts_rti.S b/sim/testsuite/bfin/se_rts_rti.S
index 8767d676fd5..8767d676fd5 100644
--- a/sim/testsuite/sim/bfin/se_rts_rti.S
+++ b/sim/testsuite/bfin/se_rts_rti.S
diff --git a/sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S b/sim/testsuite/bfin/se_ssstep_dagprotviol.S
index bd4daf35af7..bd4daf35af7 100644
--- a/sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S
+++ b/sim/testsuite/bfin/se_ssstep_dagprotviol.S
diff --git a/sim/testsuite/sim/bfin/se_ssync.S b/sim/testsuite/bfin/se_ssync.S
index e59f2f57ad3..e59f2f57ad3 100644
--- a/sim/testsuite/sim/bfin/se_ssync.S
+++ b/sim/testsuite/bfin/se_ssync.S
diff --git a/sim/testsuite/sim/bfin/se_stall_if2.S b/sim/testsuite/bfin/se_stall_if2.S
index a6c939ffffb..a6c939ffffb 100644
--- a/sim/testsuite/sim/bfin/se_stall_if2.S
+++ b/sim/testsuite/bfin/se_stall_if2.S
diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction1.S b/sim/testsuite/bfin/se_undefinedinstruction1.S
index 5337a74073f..5337a74073f 100644
--- a/sim/testsuite/sim/bfin/se_undefinedinstruction1.S
+++ b/sim/testsuite/bfin/se_undefinedinstruction1.S
diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction2.S b/sim/testsuite/bfin/se_undefinedinstruction2.S
index d21e3751ced..d21e3751ced 100644
--- a/sim/testsuite/sim/bfin/se_undefinedinstruction2.S
+++ b/sim/testsuite/bfin/se_undefinedinstruction2.S
diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction3.S b/sim/testsuite/bfin/se_undefinedinstruction3.S
index 0acfb8888cb..0acfb8888cb 100644
--- a/sim/testsuite/sim/bfin/se_undefinedinstruction3.S
+++ b/sim/testsuite/bfin/se_undefinedinstruction3.S
diff --git a/sim/testsuite/sim/bfin/se_undefinedinstruction4.S b/sim/testsuite/bfin/se_undefinedinstruction4.S
index b212c37a1b5..b212c37a1b5 100644
--- a/sim/testsuite/sim/bfin/se_undefinedinstruction4.S
+++ b/sim/testsuite/bfin/se_undefinedinstruction4.S
diff --git a/sim/testsuite/sim/bfin/se_usermode_protviol.S b/sim/testsuite/bfin/se_usermode_protviol.S
index 5e8a4cc9b72..5e8a4cc9b72 100644
--- a/sim/testsuite/sim/bfin/se_usermode_protviol.S
+++ b/sim/testsuite/bfin/se_usermode_protviol.S
diff --git a/sim/testsuite/sim/bfin/seqstat.s b/sim/testsuite/bfin/seqstat.s
index 45fad2c1e52..45fad2c1e52 100644
--- a/sim/testsuite/sim/bfin/seqstat.s
+++ b/sim/testsuite/bfin/seqstat.s
diff --git a/sim/testsuite/sim/bfin/sign.s b/sim/testsuite/bfin/sign.s
index 072263e3fd4..072263e3fd4 100644
--- a/sim/testsuite/sim/bfin/sign.s
+++ b/sim/testsuite/bfin/sign.s
diff --git a/sim/testsuite/sim/bfin/simple0.s b/sim/testsuite/bfin/simple0.s
index 956ce111d1b..956ce111d1b 100644
--- a/sim/testsuite/sim/bfin/simple0.s
+++ b/sim/testsuite/bfin/simple0.s
diff --git a/sim/testsuite/sim/bfin/sri.s b/sim/testsuite/bfin/sri.s
index 9f90abf966d..9f90abf966d 100644
--- a/sim/testsuite/sim/bfin/sri.s
+++ b/sim/testsuite/bfin/sri.s
diff --git a/sim/testsuite/sim/bfin/stk.s b/sim/testsuite/bfin/stk.s
index 451a11e280d..451a11e280d 100644
--- a/sim/testsuite/sim/bfin/stk.s
+++ b/sim/testsuite/bfin/stk.s
diff --git a/sim/testsuite/sim/bfin/stk2.s b/sim/testsuite/bfin/stk2.s
index d5cb9753bc9..d5cb9753bc9 100644
--- a/sim/testsuite/sim/bfin/stk2.s
+++ b/sim/testsuite/bfin/stk2.s
diff --git a/sim/testsuite/sim/bfin/stk3.s b/sim/testsuite/bfin/stk3.s
index 131f8c5190c..131f8c5190c 100644
--- a/sim/testsuite/sim/bfin/stk3.s
+++ b/sim/testsuite/bfin/stk3.s
diff --git a/sim/testsuite/sim/bfin/stk4.s b/sim/testsuite/bfin/stk4.s
index 797aa78a102..797aa78a102 100644
--- a/sim/testsuite/sim/bfin/stk4.s
+++ b/sim/testsuite/bfin/stk4.s
diff --git a/sim/testsuite/sim/bfin/stk5.s b/sim/testsuite/bfin/stk5.s
index e3a8fcab3f0..e3a8fcab3f0 100644
--- a/sim/testsuite/sim/bfin/stk5.s
+++ b/sim/testsuite/bfin/stk5.s
diff --git a/sim/testsuite/sim/bfin/stk6.s b/sim/testsuite/bfin/stk6.s
index 89a5e604695..89a5e604695 100644
--- a/sim/testsuite/sim/bfin/stk6.s
+++ b/sim/testsuite/bfin/stk6.s
diff --git a/sim/testsuite/sim/bfin/syscfg.s b/sim/testsuite/bfin/syscfg.s
index 05ebeec674b..05ebeec674b 100644
--- a/sim/testsuite/sim/bfin/syscfg.s
+++ b/sim/testsuite/bfin/syscfg.s
diff --git a/sim/testsuite/sim/bfin/tar10622.s b/sim/testsuite/bfin/tar10622.s
index c3c0a37e774..c3c0a37e774 100644
--- a/sim/testsuite/sim/bfin/tar10622.s
+++ b/sim/testsuite/bfin/tar10622.s
diff --git a/sim/testsuite/sim/bfin/test-dma.h b/sim/testsuite/bfin/test-dma.h
index 2227ff61850..2227ff61850 100644
--- a/sim/testsuite/sim/bfin/test-dma.h
+++ b/sim/testsuite/bfin/test-dma.h
diff --git a/sim/testsuite/sim/bfin/test.h b/sim/testsuite/bfin/test.h
index 38788f8ea2e..38788f8ea2e 100644
--- a/sim/testsuite/sim/bfin/test.h
+++ b/sim/testsuite/bfin/test.h
diff --git a/sim/testsuite/sim/bfin/testset.s b/sim/testsuite/bfin/testset.s
index 57eaa5cbbc9..57eaa5cbbc9 100644
--- a/sim/testsuite/sim/bfin/testset.s
+++ b/sim/testsuite/bfin/testset.s
diff --git a/sim/testsuite/sim/bfin/testset2.s b/sim/testsuite/bfin/testset2.s
index 66b50be3912..66b50be3912 100644
--- a/sim/testsuite/sim/bfin/testset2.s
+++ b/sim/testsuite/bfin/testset2.s
diff --git a/sim/testsuite/sim/bfin/testutils.inc b/sim/testsuite/bfin/testutils.inc
index 991d1679b30..991d1679b30 100644
--- a/sim/testsuite/sim/bfin/testutils.inc
+++ b/sim/testsuite/bfin/testutils.inc
diff --git a/sim/testsuite/sim/bfin/unlink.S b/sim/testsuite/bfin/unlink.S
index 978d39e9ff2..978d39e9ff2 100644
--- a/sim/testsuite/sim/bfin/unlink.S
+++ b/sim/testsuite/bfin/unlink.S
diff --git a/sim/testsuite/sim/bfin/up0.s b/sim/testsuite/bfin/up0.s
index ed705b8d2bb..ed705b8d2bb 100644
--- a/sim/testsuite/sim/bfin/up0.s
+++ b/sim/testsuite/bfin/up0.s
diff --git a/sim/testsuite/sim/bfin/usp.S b/sim/testsuite/bfin/usp.S
index e77ff524486..e77ff524486 100644
--- a/sim/testsuite/sim/bfin/usp.S
+++ b/sim/testsuite/bfin/usp.S
diff --git a/sim/testsuite/sim/bfin/vec-abs-2.S b/sim/testsuite/bfin/vec-abs-2.S
index d171e835fc3..d171e835fc3 100644
--- a/sim/testsuite/sim/bfin/vec-abs-2.S
+++ b/sim/testsuite/bfin/vec-abs-2.S
diff --git a/sim/testsuite/sim/bfin/vec-abs-3.S b/sim/testsuite/bfin/vec-abs-3.S
index bf003a1b6d3..bf003a1b6d3 100644
--- a/sim/testsuite/sim/bfin/vec-abs-3.S
+++ b/sim/testsuite/bfin/vec-abs-3.S
diff --git a/sim/testsuite/sim/bfin/vec-abs.S b/sim/testsuite/bfin/vec-abs.S
index 97ec84f0904..97ec84f0904 100644
--- a/sim/testsuite/sim/bfin/vec-abs.S
+++ b/sim/testsuite/bfin/vec-abs.S
diff --git a/sim/testsuite/sim/bfin/vec-neg-2.S b/sim/testsuite/bfin/vec-neg-2.S
index 9ea15ecace2..9ea15ecace2 100644
--- a/sim/testsuite/sim/bfin/vec-neg-2.S
+++ b/sim/testsuite/bfin/vec-neg-2.S
diff --git a/sim/testsuite/sim/bfin/vec-neg-3.S b/sim/testsuite/bfin/vec-neg-3.S
index d7482138ee2..d7482138ee2 100644
--- a/sim/testsuite/sim/bfin/vec-neg-3.S
+++ b/sim/testsuite/bfin/vec-neg-3.S
diff --git a/sim/testsuite/sim/bfin/vec-neg.S b/sim/testsuite/bfin/vec-neg.S
index 1b9b0764d1d..1b9b0764d1d 100644
--- a/sim/testsuite/sim/bfin/vec-neg.S
+++ b/sim/testsuite/bfin/vec-neg.S
diff --git a/sim/testsuite/sim/bfin/vecadd.s b/sim/testsuite/bfin/vecadd.s
index 7e568ec5df2..7e568ec5df2 100644
--- a/sim/testsuite/sim/bfin/vecadd.s
+++ b/sim/testsuite/bfin/vecadd.s
diff --git a/sim/testsuite/sim/bfin/vit_max.s b/sim/testsuite/bfin/vit_max.s
index 35eaa41790c..35eaa41790c 100644
--- a/sim/testsuite/sim/bfin/vit_max.s
+++ b/sim/testsuite/bfin/vit_max.s
diff --git a/sim/testsuite/sim/bfin/vit_max2.s b/sim/testsuite/bfin/vit_max2.s
index b7c6a0e24ce..b7c6a0e24ce 100644
--- a/sim/testsuite/sim/bfin/vit_max2.s
+++ b/sim/testsuite/bfin/vit_max2.s
diff --git a/sim/testsuite/sim/bfin/viterbi2.s b/sim/testsuite/bfin/viterbi2.s
index 6fb9ad0c3fa..6fb9ad0c3fa 100644
--- a/sim/testsuite/sim/bfin/viterbi2.s
+++ b/sim/testsuite/bfin/viterbi2.s
diff --git a/sim/testsuite/sim/bfin/wtf.s b/sim/testsuite/bfin/wtf.s
index 2ec850754b1..2ec850754b1 100644
--- a/sim/testsuite/sim/bfin/wtf.s
+++ b/sim/testsuite/bfin/wtf.s
diff --git a/sim/testsuite/sim/bfin/x1.s b/sim/testsuite/bfin/x1.s
index 7ef14965630..7ef14965630 100644
--- a/sim/testsuite/sim/bfin/x1.s
+++ b/sim/testsuite/bfin/x1.s
diff --git a/sim/testsuite/sim/bfin/zcall.s b/sim/testsuite/bfin/zcall.s
index bdb82c76c3d..bdb82c76c3d 100644
--- a/sim/testsuite/sim/bfin/zcall.s
+++ b/sim/testsuite/bfin/zcall.s
diff --git a/sim/testsuite/sim/bfin/zeroflagrnd.s b/sim/testsuite/bfin/zeroflagrnd.s
index 1425c0726a6..1425c0726a6 100644
--- a/sim/testsuite/sim/bfin/zeroflagrnd.s
+++ b/sim/testsuite/bfin/zeroflagrnd.s
diff --git a/sim/testsuite/sim/bpf/ChangeLog b/sim/testsuite/bpf/ChangeLog
index 17dd79b468a..17dd79b468a 100644
--- a/sim/testsuite/sim/bpf/ChangeLog
+++ b/sim/testsuite/bpf/ChangeLog
diff --git a/sim/testsuite/sim/bpf/allinsn.exp b/sim/testsuite/bpf/allinsn.exp
index 2cca77021af..2cca77021af 100644
--- a/sim/testsuite/sim/bpf/allinsn.exp
+++ b/sim/testsuite/bpf/allinsn.exp
diff --git a/sim/testsuite/sim/bpf/alu.s b/sim/testsuite/bpf/alu.s
index 4dc37b1f01a..4dc37b1f01a 100644
--- a/sim/testsuite/sim/bpf/alu.s
+++ b/sim/testsuite/bpf/alu.s
diff --git a/sim/testsuite/sim/bpf/alu32.s b/sim/testsuite/bpf/alu32.s
index e8d5062476c..e8d5062476c 100644
--- a/sim/testsuite/sim/bpf/alu32.s
+++ b/sim/testsuite/bpf/alu32.s
diff --git a/sim/testsuite/sim/bpf/endbe.s b/sim/testsuite/bpf/endbe.s
index 2f662aec02c..2f662aec02c 100644
--- a/sim/testsuite/sim/bpf/endbe.s
+++ b/sim/testsuite/bpf/endbe.s
diff --git a/sim/testsuite/sim/bpf/endle.s b/sim/testsuite/bpf/endle.s
index d8f5ceb977e..d8f5ceb977e 100644
--- a/sim/testsuite/sim/bpf/endle.s
+++ b/sim/testsuite/bpf/endle.s
diff --git a/sim/testsuite/sim/bpf/jmp.s b/sim/testsuite/bpf/jmp.s
index 5ab5de005a7..5ab5de005a7 100644
--- a/sim/testsuite/sim/bpf/jmp.s
+++ b/sim/testsuite/bpf/jmp.s
diff --git a/sim/testsuite/sim/bpf/jmp32.s b/sim/testsuite/bpf/jmp32.s
index a6074cd4de3..a6074cd4de3 100644
--- a/sim/testsuite/sim/bpf/jmp32.s
+++ b/sim/testsuite/bpf/jmp32.s
diff --git a/sim/testsuite/sim/bpf/ldabs.s b/sim/testsuite/bpf/ldabs.s
index ae777f1cf54..ae777f1cf54 100644
--- a/sim/testsuite/sim/bpf/ldabs.s
+++ b/sim/testsuite/bpf/ldabs.s
diff --git a/sim/testsuite/sim/bpf/mem.s b/sim/testsuite/bpf/mem.s
index f9c6a193eab..f9c6a193eab 100644
--- a/sim/testsuite/sim/bpf/mem.s
+++ b/sim/testsuite/bpf/mem.s
diff --git a/sim/testsuite/sim/bpf/mov.s b/sim/testsuite/bpf/mov.s
index 6665450468c..6665450468c 100644
--- a/sim/testsuite/sim/bpf/mov.s
+++ b/sim/testsuite/bpf/mov.s
diff --git a/sim/testsuite/sim/bpf/testutils.inc b/sim/testsuite/bpf/testutils.inc
index d3d6b17b5b6..d3d6b17b5b6 100644
--- a/sim/testsuite/sim/bpf/testutils.inc
+++ b/sim/testsuite/bpf/testutils.inc
diff --git a/sim/testsuite/sim/bpf/xadd.s b/sim/testsuite/bpf/xadd.s
index be607142425..be607142425 100644
--- a/sim/testsuite/sim/bpf/xadd.s
+++ b/sim/testsuite/bpf/xadd.s
diff --git a/sim/testsuite/sim/cr16/ChangeLog b/sim/testsuite/cr16/ChangeLog
index 4cb008b68ab..4cb008b68ab 100644
--- a/sim/testsuite/sim/cr16/ChangeLog
+++ b/sim/testsuite/cr16/ChangeLog
diff --git a/sim/testsuite/sim/cr16/addb.cgs b/sim/testsuite/cr16/addb.cgs
index 272804ae407..272804ae407 100644
--- a/sim/testsuite/sim/cr16/addb.cgs
+++ b/sim/testsuite/cr16/addb.cgs
diff --git a/sim/testsuite/sim/cr16/addd.cgs b/sim/testsuite/cr16/addd.cgs
index c13164d1437..c13164d1437 100644
--- a/sim/testsuite/sim/cr16/addd.cgs
+++ b/sim/testsuite/cr16/addd.cgs
diff --git a/sim/testsuite/sim/cr16/addi.cgs b/sim/testsuite/cr16/addi.cgs
index dae8941008f..dae8941008f 100644
--- a/sim/testsuite/sim/cr16/addi.cgs
+++ b/sim/testsuite/cr16/addi.cgs
diff --git a/sim/testsuite/sim/cr16/addw.cgs b/sim/testsuite/cr16/addw.cgs
index 866349cb5fa..866349cb5fa 100644
--- a/sim/testsuite/sim/cr16/addw.cgs
+++ b/sim/testsuite/cr16/addw.cgs
diff --git a/sim/testsuite/sim/cr16/allinsn.exp b/sim/testsuite/cr16/allinsn.exp
index 852a673c360..852a673c360 100644
--- a/sim/testsuite/sim/cr16/allinsn.exp
+++ b/sim/testsuite/cr16/allinsn.exp
diff --git a/sim/testsuite/sim/cr16/andb.cgs b/sim/testsuite/cr16/andb.cgs
index bc201adef60..bc201adef60 100644
--- a/sim/testsuite/sim/cr16/andb.cgs
+++ b/sim/testsuite/cr16/andb.cgs
diff --git a/sim/testsuite/sim/cr16/andd.cgs b/sim/testsuite/cr16/andd.cgs
index 8e72baeb039..8e72baeb039 100644
--- a/sim/testsuite/sim/cr16/andd.cgs
+++ b/sim/testsuite/cr16/andd.cgs
diff --git a/sim/testsuite/sim/cr16/andw.cgs b/sim/testsuite/cr16/andw.cgs
index d2d634a7b54..d2d634a7b54 100644
--- a/sim/testsuite/sim/cr16/andw.cgs
+++ b/sim/testsuite/cr16/andw.cgs
diff --git a/sim/testsuite/sim/cr16/ashub.cgs b/sim/testsuite/cr16/ashub.cgs
index ef3e94eff9a..ef3e94eff9a 100644
--- a/sim/testsuite/sim/cr16/ashub.cgs
+++ b/sim/testsuite/cr16/ashub.cgs
diff --git a/sim/testsuite/sim/cr16/ashub_i.cgs b/sim/testsuite/cr16/ashub_i.cgs
index b4765a4a53d..b4765a4a53d 100644
--- a/sim/testsuite/sim/cr16/ashub_i.cgs
+++ b/sim/testsuite/cr16/ashub_i.cgs
diff --git a/sim/testsuite/sim/cr16/ashud.cgs b/sim/testsuite/cr16/ashud.cgs
index c9511da4907..c9511da4907 100644
--- a/sim/testsuite/sim/cr16/ashud.cgs
+++ b/sim/testsuite/cr16/ashud.cgs
diff --git a/sim/testsuite/sim/cr16/ashud_i.cgs b/sim/testsuite/cr16/ashud_i.cgs
index 3beb4e35720..3beb4e35720 100644
--- a/sim/testsuite/sim/cr16/ashud_i.cgs
+++ b/sim/testsuite/cr16/ashud_i.cgs
diff --git a/sim/testsuite/sim/cr16/ashuw.cgs b/sim/testsuite/cr16/ashuw.cgs
index 8f52e35c08c..8f52e35c08c 100644
--- a/sim/testsuite/sim/cr16/ashuw.cgs
+++ b/sim/testsuite/cr16/ashuw.cgs
diff --git a/sim/testsuite/sim/cr16/ashuw_i.cgs b/sim/testsuite/cr16/ashuw_i.cgs
index 99259143d08..99259143d08 100644
--- a/sim/testsuite/sim/cr16/ashuw_i.cgs
+++ b/sim/testsuite/cr16/ashuw_i.cgs
diff --git a/sim/testsuite/sim/cr16/bal1_24.cgs b/sim/testsuite/cr16/bal1_24.cgs
index a174b31a9f4..a174b31a9f4 100644
--- a/sim/testsuite/sim/cr16/bal1_24.cgs
+++ b/sim/testsuite/cr16/bal1_24.cgs
diff --git a/sim/testsuite/sim/cr16/bal2_24.cgs b/sim/testsuite/cr16/bal2_24.cgs
index 37cda7f08da..37cda7f08da 100644
--- a/sim/testsuite/sim/cr16/bal2_24.cgs
+++ b/sim/testsuite/cr16/bal2_24.cgs
diff --git a/sim/testsuite/sim/cr16/bcc.cgs b/sim/testsuite/cr16/bcc.cgs
index b0bee2b455d..b0bee2b455d 100644
--- a/sim/testsuite/sim/cr16/bcc.cgs
+++ b/sim/testsuite/cr16/bcc.cgs
diff --git a/sim/testsuite/sim/cr16/bcs.cgs b/sim/testsuite/cr16/bcs.cgs
index 0ba14b15c05..0ba14b15c05 100644
--- a/sim/testsuite/sim/cr16/bcs.cgs
+++ b/sim/testsuite/cr16/bcs.cgs
diff --git a/sim/testsuite/sim/cr16/beq.cgs b/sim/testsuite/cr16/beq.cgs
index 35ece277ccf..35ece277ccf 100644
--- a/sim/testsuite/sim/cr16/beq.cgs
+++ b/sim/testsuite/cr16/beq.cgs
diff --git a/sim/testsuite/sim/cr16/beq0b.cgs b/sim/testsuite/cr16/beq0b.cgs
index af6a26b5253..af6a26b5253 100644
--- a/sim/testsuite/sim/cr16/beq0b.cgs
+++ b/sim/testsuite/cr16/beq0b.cgs
diff --git a/sim/testsuite/sim/cr16/beq0w.cgs b/sim/testsuite/cr16/beq0w.cgs
index b3805acc974..b3805acc974 100644
--- a/sim/testsuite/sim/cr16/beq0w.cgs
+++ b/sim/testsuite/cr16/beq0w.cgs
diff --git a/sim/testsuite/sim/cr16/bge.cgs b/sim/testsuite/cr16/bge.cgs
index bb705e7df33..bb705e7df33 100644
--- a/sim/testsuite/sim/cr16/bge.cgs
+++ b/sim/testsuite/cr16/bge.cgs
diff --git a/sim/testsuite/sim/cr16/bgt.cgs b/sim/testsuite/cr16/bgt.cgs
index bb705e7df33..bb705e7df33 100644
--- a/sim/testsuite/sim/cr16/bgt.cgs
+++ b/sim/testsuite/cr16/bgt.cgs
diff --git a/sim/testsuite/sim/cr16/bhi.cgs b/sim/testsuite/cr16/bhi.cgs
index 9a88af723ef..9a88af723ef 100644
--- a/sim/testsuite/sim/cr16/bhi.cgs
+++ b/sim/testsuite/cr16/bhi.cgs
diff --git a/sim/testsuite/sim/cr16/bhs.cgs b/sim/testsuite/cr16/bhs.cgs
index 97dcc55c5d7..97dcc55c5d7 100644
--- a/sim/testsuite/sim/cr16/bhs.cgs
+++ b/sim/testsuite/cr16/bhs.cgs
diff --git a/sim/testsuite/sim/cr16/bht.cgs b/sim/testsuite/cr16/bht.cgs
index 39912e22da4..39912e22da4 100644
--- a/sim/testsuite/sim/cr16/bht.cgs
+++ b/sim/testsuite/cr16/bht.cgs
diff --git a/sim/testsuite/sim/cr16/blo.cgs b/sim/testsuite/cr16/blo.cgs
index 39912e22da4..39912e22da4 100644
--- a/sim/testsuite/sim/cr16/blo.cgs
+++ b/sim/testsuite/cr16/blo.cgs
diff --git a/sim/testsuite/sim/cr16/bls.cgs b/sim/testsuite/cr16/bls.cgs
index f3945703902..f3945703902 100644
--- a/sim/testsuite/sim/cr16/bls.cgs
+++ b/sim/testsuite/cr16/bls.cgs
diff --git a/sim/testsuite/sim/cr16/blt.cgs b/sim/testsuite/cr16/blt.cgs
index 39912e22da4..39912e22da4 100644
--- a/sim/testsuite/sim/cr16/blt.cgs
+++ b/sim/testsuite/cr16/blt.cgs
diff --git a/sim/testsuite/sim/cr16/bne.cgs b/sim/testsuite/cr16/bne.cgs
index 3740f2463ec..3740f2463ec 100644
--- a/sim/testsuite/sim/cr16/bne.cgs
+++ b/sim/testsuite/cr16/bne.cgs
diff --git a/sim/testsuite/sim/cr16/bne0b.cgs b/sim/testsuite/cr16/bne0b.cgs
index 63f3cadd7d7..63f3cadd7d7 100644
--- a/sim/testsuite/sim/cr16/bne0b.cgs
+++ b/sim/testsuite/cr16/bne0b.cgs
diff --git a/sim/testsuite/sim/cr16/bne0w.cgs b/sim/testsuite/cr16/bne0w.cgs
index f45e39905e7..f45e39905e7 100644
--- a/sim/testsuite/sim/cr16/bne0w.cgs
+++ b/sim/testsuite/cr16/bne0w.cgs
diff --git a/sim/testsuite/sim/cr16/br.cgs b/sim/testsuite/cr16/br.cgs
index f7ba86dde37..f7ba86dde37 100644
--- a/sim/testsuite/sim/cr16/br.cgs
+++ b/sim/testsuite/cr16/br.cgs
diff --git a/sim/testsuite/sim/cr16/cbitb.cgs b/sim/testsuite/cr16/cbitb.cgs
index 473fd7175f8..473fd7175f8 100644
--- a/sim/testsuite/sim/cr16/cbitb.cgs
+++ b/sim/testsuite/cr16/cbitb.cgs
diff --git a/sim/testsuite/sim/cr16/cbitw.cgs b/sim/testsuite/cr16/cbitw.cgs
index a97698c46b7..a97698c46b7 100644
--- a/sim/testsuite/sim/cr16/cbitw.cgs
+++ b/sim/testsuite/cr16/cbitw.cgs
diff --git a/sim/testsuite/sim/cr16/cmpb.cgs b/sim/testsuite/cr16/cmpb.cgs
index 50984bf8ef5..50984bf8ef5 100644
--- a/sim/testsuite/sim/cr16/cmpb.cgs
+++ b/sim/testsuite/cr16/cmpb.cgs
diff --git a/sim/testsuite/sim/cr16/cmpb_i.cgs b/sim/testsuite/cr16/cmpb_i.cgs
index 591abe9a849..591abe9a849 100644
--- a/sim/testsuite/sim/cr16/cmpb_i.cgs
+++ b/sim/testsuite/cr16/cmpb_i.cgs
diff --git a/sim/testsuite/sim/cr16/cmpd.cgs b/sim/testsuite/cr16/cmpd.cgs
index cc9e55ddb6c..cc9e55ddb6c 100644
--- a/sim/testsuite/sim/cr16/cmpd.cgs
+++ b/sim/testsuite/cr16/cmpd.cgs
diff --git a/sim/testsuite/sim/cr16/cmpd_i.cgs b/sim/testsuite/cr16/cmpd_i.cgs
index ad6018ad362..ad6018ad362 100644
--- a/sim/testsuite/sim/cr16/cmpd_i.cgs
+++ b/sim/testsuite/cr16/cmpd_i.cgs
diff --git a/sim/testsuite/sim/cr16/cmpi.cgs b/sim/testsuite/cr16/cmpi.cgs
index cff17e89a21..cff17e89a21 100644
--- a/sim/testsuite/sim/cr16/cmpi.cgs
+++ b/sim/testsuite/cr16/cmpi.cgs
diff --git a/sim/testsuite/sim/cr16/cmpw.cgs b/sim/testsuite/cr16/cmpw.cgs
index 9d333fb86b2..9d333fb86b2 100644
--- a/sim/testsuite/sim/cr16/cmpw.cgs
+++ b/sim/testsuite/cr16/cmpw.cgs
diff --git a/sim/testsuite/sim/cr16/cmpw_i.cgs b/sim/testsuite/cr16/cmpw_i.cgs
index 31f701c5171..31f701c5171 100644
--- a/sim/testsuite/sim/cr16/cmpw_i.cgs
+++ b/sim/testsuite/cr16/cmpw_i.cgs
diff --git a/sim/testsuite/sim/cr16/excp.cgs b/sim/testsuite/cr16/excp.cgs
index 82d445a5d4c..82d445a5d4c 100644
--- a/sim/testsuite/sim/cr16/excp.cgs
+++ b/sim/testsuite/cr16/excp.cgs
diff --git a/sim/testsuite/sim/cr16/hello.ms b/sim/testsuite/cr16/hello.ms
index ab6c4824779..ab6c4824779 100644
--- a/sim/testsuite/sim/cr16/hello.ms
+++ b/sim/testsuite/cr16/hello.ms
diff --git a/sim/testsuite/sim/cr16/hw-trap.ms b/sim/testsuite/cr16/hw-trap.ms
index 8c8c185829c..8c8c185829c 100644
--- a/sim/testsuite/sim/cr16/hw-trap.ms
+++ b/sim/testsuite/cr16/hw-trap.ms
diff --git a/sim/testsuite/sim/cr16/jal.cgs b/sim/testsuite/cr16/jal.cgs
index 106c8649dc3..106c8649dc3 100644
--- a/sim/testsuite/sim/cr16/jal.cgs
+++ b/sim/testsuite/cr16/jal.cgs
diff --git a/sim/testsuite/sim/cr16/jcc.cgs b/sim/testsuite/cr16/jcc.cgs
index 84db77a4bc5..84db77a4bc5 100644
--- a/sim/testsuite/sim/cr16/jcc.cgs
+++ b/sim/testsuite/cr16/jcc.cgs
diff --git a/sim/testsuite/sim/cr16/jcs.cgs b/sim/testsuite/cr16/jcs.cgs
index 91d40a3dc06..91d40a3dc06 100644
--- a/sim/testsuite/sim/cr16/jcs.cgs
+++ b/sim/testsuite/cr16/jcs.cgs
diff --git a/sim/testsuite/sim/cr16/jeq.cgs b/sim/testsuite/cr16/jeq.cgs
index 824828d2692..824828d2692 100644
--- a/sim/testsuite/sim/cr16/jeq.cgs
+++ b/sim/testsuite/cr16/jeq.cgs
diff --git a/sim/testsuite/sim/cr16/jfc.cgs b/sim/testsuite/cr16/jfc.cgs
index 0bf1c298c7e..0bf1c298c7e 100644
--- a/sim/testsuite/sim/cr16/jfc.cgs
+++ b/sim/testsuite/cr16/jfc.cgs
diff --git a/sim/testsuite/sim/cr16/jfs.cgs b/sim/testsuite/cr16/jfs.cgs
index c14f5651e28..c14f5651e28 100644
--- a/sim/testsuite/sim/cr16/jfs.cgs
+++ b/sim/testsuite/cr16/jfs.cgs
diff --git a/sim/testsuite/sim/cr16/jge.cgs b/sim/testsuite/cr16/jge.cgs
index 685ba4c42dd..685ba4c42dd 100644
--- a/sim/testsuite/sim/cr16/jge.cgs
+++ b/sim/testsuite/cr16/jge.cgs
diff --git a/sim/testsuite/sim/cr16/jgt.cgs b/sim/testsuite/cr16/jgt.cgs
index e1bed75b0a6..e1bed75b0a6 100644
--- a/sim/testsuite/sim/cr16/jgt.cgs
+++ b/sim/testsuite/cr16/jgt.cgs
diff --git a/sim/testsuite/sim/cr16/jhi.cgs b/sim/testsuite/cr16/jhi.cgs
index 0959d1df0f5..0959d1df0f5 100644
--- a/sim/testsuite/sim/cr16/jhi.cgs
+++ b/sim/testsuite/cr16/jhi.cgs
diff --git a/sim/testsuite/sim/cr16/jhs.cgs b/sim/testsuite/cr16/jhs.cgs
index 80a39441c31..80a39441c31 100644
--- a/sim/testsuite/sim/cr16/jhs.cgs
+++ b/sim/testsuite/cr16/jhs.cgs
diff --git a/sim/testsuite/sim/cr16/jlo.cgs b/sim/testsuite/cr16/jlo.cgs
index cf00e3ed186..cf00e3ed186 100644
--- a/sim/testsuite/sim/cr16/jlo.cgs
+++ b/sim/testsuite/cr16/jlo.cgs
diff --git a/sim/testsuite/sim/cr16/jls.cgs b/sim/testsuite/cr16/jls.cgs
index be50f74bae7..be50f74bae7 100644
--- a/sim/testsuite/sim/cr16/jls.cgs
+++ b/sim/testsuite/cr16/jls.cgs
diff --git a/sim/testsuite/sim/cr16/jlt.cgs b/sim/testsuite/cr16/jlt.cgs
index ca93cf11980..ca93cf11980 100644
--- a/sim/testsuite/sim/cr16/jlt.cgs
+++ b/sim/testsuite/cr16/jlt.cgs
diff --git a/sim/testsuite/sim/cr16/jne.cgs b/sim/testsuite/cr16/jne.cgs
index fb868890b8a..fb868890b8a 100644
--- a/sim/testsuite/sim/cr16/jne.cgs
+++ b/sim/testsuite/cr16/jne.cgs
diff --git a/sim/testsuite/sim/cr16/jump.cgs b/sim/testsuite/cr16/jump.cgs
index df20c151d83..df20c151d83 100644
--- a/sim/testsuite/sim/cr16/jump.cgs
+++ b/sim/testsuite/cr16/jump.cgs
diff --git a/sim/testsuite/sim/cr16/loadb.cgs b/sim/testsuite/cr16/loadb.cgs
index c591ec9acea..c591ec9acea 100644
--- a/sim/testsuite/sim/cr16/loadb.cgs
+++ b/sim/testsuite/cr16/loadb.cgs
diff --git a/sim/testsuite/sim/cr16/loadd.cgs b/sim/testsuite/cr16/loadd.cgs
index b6a851d1a36..b6a851d1a36 100644
--- a/sim/testsuite/sim/cr16/loadd.cgs
+++ b/sim/testsuite/cr16/loadd.cgs
diff --git a/sim/testsuite/sim/cr16/loadm.cgs b/sim/testsuite/cr16/loadm.cgs
index 8bd6d11f727..8bd6d11f727 100644
--- a/sim/testsuite/sim/cr16/loadm.cgs
+++ b/sim/testsuite/cr16/loadm.cgs
diff --git a/sim/testsuite/sim/cr16/loadmp.cgs b/sim/testsuite/cr16/loadmp.cgs
index 6003c3f5128..6003c3f5128 100644
--- a/sim/testsuite/sim/cr16/loadmp.cgs
+++ b/sim/testsuite/cr16/loadmp.cgs
diff --git a/sim/testsuite/sim/cr16/loadw.cgs b/sim/testsuite/cr16/loadw.cgs
index 8faf61655a7..8faf61655a7 100644
--- a/sim/testsuite/sim/cr16/loadw.cgs
+++ b/sim/testsuite/cr16/loadw.cgs
diff --git a/sim/testsuite/sim/cr16/lpr-spr.cgs b/sim/testsuite/cr16/lpr-spr.cgs
index c2679eaca7a..c2679eaca7a 100644
--- a/sim/testsuite/sim/cr16/lpr-spr.cgs
+++ b/sim/testsuite/cr16/lpr-spr.cgs
diff --git a/sim/testsuite/sim/cr16/lprd-sprd.cgs b/sim/testsuite/cr16/lprd-sprd.cgs
index 3df8de36a63..3df8de36a63 100644
--- a/sim/testsuite/sim/cr16/lprd-sprd.cgs
+++ b/sim/testsuite/cr16/lprd-sprd.cgs
diff --git a/sim/testsuite/sim/cr16/lshb.cgs b/sim/testsuite/cr16/lshb.cgs
index 59ddbba1a67..59ddbba1a67 100644
--- a/sim/testsuite/sim/cr16/lshb.cgs
+++ b/sim/testsuite/cr16/lshb.cgs
diff --git a/sim/testsuite/sim/cr16/lshb_i.cgs b/sim/testsuite/cr16/lshb_i.cgs
index 10d30850510..10d30850510 100644
--- a/sim/testsuite/sim/cr16/lshb_i.cgs
+++ b/sim/testsuite/cr16/lshb_i.cgs
diff --git a/sim/testsuite/sim/cr16/lshd.cgs b/sim/testsuite/cr16/lshd.cgs
index e146ca11b6d..e146ca11b6d 100644
--- a/sim/testsuite/sim/cr16/lshd.cgs
+++ b/sim/testsuite/cr16/lshd.cgs
diff --git a/sim/testsuite/sim/cr16/lshd_i.cgs b/sim/testsuite/cr16/lshd_i.cgs
index aa65933648d..aa65933648d 100644
--- a/sim/testsuite/sim/cr16/lshd_i.cgs
+++ b/sim/testsuite/cr16/lshd_i.cgs
diff --git a/sim/testsuite/sim/cr16/lshw.cgs b/sim/testsuite/cr16/lshw.cgs
index a10edff0bc1..a10edff0bc1 100644
--- a/sim/testsuite/sim/cr16/lshw.cgs
+++ b/sim/testsuite/cr16/lshw.cgs
diff --git a/sim/testsuite/sim/cr16/lshw_i.cgs b/sim/testsuite/cr16/lshw_i.cgs
index 9e94a5ebf7f..9e94a5ebf7f 100644
--- a/sim/testsuite/sim/cr16/lshw_i.cgs
+++ b/sim/testsuite/cr16/lshw_i.cgs
diff --git a/sim/testsuite/sim/cr16/macqw.cgs b/sim/testsuite/cr16/macqw.cgs
index 4c6da4fcaf4..4c6da4fcaf4 100644
--- a/sim/testsuite/sim/cr16/macqw.cgs
+++ b/sim/testsuite/cr16/macqw.cgs
diff --git a/sim/testsuite/sim/cr16/macsw.cgs b/sim/testsuite/cr16/macsw.cgs
index 8a0f22747d3..8a0f22747d3 100644
--- a/sim/testsuite/sim/cr16/macsw.cgs
+++ b/sim/testsuite/cr16/macsw.cgs
diff --git a/sim/testsuite/sim/cr16/macuw.cgs b/sim/testsuite/cr16/macuw.cgs
index ea4c3fc4d39..ea4c3fc4d39 100644
--- a/sim/testsuite/sim/cr16/macuw.cgs
+++ b/sim/testsuite/cr16/macuw.cgs
diff --git a/sim/testsuite/sim/cr16/misc.exp b/sim/testsuite/cr16/misc.exp
index 39dd3a4caa3..39dd3a4caa3 100644
--- a/sim/testsuite/sim/cr16/misc.exp
+++ b/sim/testsuite/cr16/misc.exp
diff --git a/sim/testsuite/sim/cr16/movb.cgs b/sim/testsuite/cr16/movb.cgs
index fc8fcba8bf2..fc8fcba8bf2 100644
--- a/sim/testsuite/sim/cr16/movb.cgs
+++ b/sim/testsuite/cr16/movb.cgs
diff --git a/sim/testsuite/sim/cr16/movd.cgs b/sim/testsuite/cr16/movd.cgs
index 8b1b6384034..8b1b6384034 100644
--- a/sim/testsuite/sim/cr16/movd.cgs
+++ b/sim/testsuite/cr16/movd.cgs
diff --git a/sim/testsuite/sim/cr16/movw.cgs b/sim/testsuite/cr16/movw.cgs
index e14afb0bbd5..e14afb0bbd5 100644
--- a/sim/testsuite/sim/cr16/movw.cgs
+++ b/sim/testsuite/cr16/movw.cgs
diff --git a/sim/testsuite/sim/cr16/movxb.cgs b/sim/testsuite/cr16/movxb.cgs
index 3c356c962ae..3c356c962ae 100644
--- a/sim/testsuite/sim/cr16/movxb.cgs
+++ b/sim/testsuite/cr16/movxb.cgs
diff --git a/sim/testsuite/sim/cr16/movxw.cgs b/sim/testsuite/cr16/movxw.cgs
index 77dea808694..77dea808694 100644
--- a/sim/testsuite/sim/cr16/movxw.cgs
+++ b/sim/testsuite/cr16/movxw.cgs
diff --git a/sim/testsuite/sim/cr16/movzb.cgs b/sim/testsuite/cr16/movzb.cgs
index acbe2b63457..acbe2b63457 100644
--- a/sim/testsuite/sim/cr16/movzb.cgs
+++ b/sim/testsuite/cr16/movzb.cgs
diff --git a/sim/testsuite/sim/cr16/movzw.cgs b/sim/testsuite/cr16/movzw.cgs
index 93855e46412..93855e46412 100644
--- a/sim/testsuite/sim/cr16/movzw.cgs
+++ b/sim/testsuite/cr16/movzw.cgs
diff --git a/sim/testsuite/sim/cr16/mulb.cgs b/sim/testsuite/cr16/mulb.cgs
index c4b859f22c5..c4b859f22c5 100644
--- a/sim/testsuite/sim/cr16/mulb.cgs
+++ b/sim/testsuite/cr16/mulb.cgs
diff --git a/sim/testsuite/sim/cr16/mulsb.cgs b/sim/testsuite/cr16/mulsb.cgs
index 60912af2e25..60912af2e25 100644
--- a/sim/testsuite/sim/cr16/mulsb.cgs
+++ b/sim/testsuite/cr16/mulsb.cgs
diff --git a/sim/testsuite/sim/cr16/mulsw.cgs b/sim/testsuite/cr16/mulsw.cgs
index 5bf5ac15fa0..5bf5ac15fa0 100644
--- a/sim/testsuite/sim/cr16/mulsw.cgs
+++ b/sim/testsuite/cr16/mulsw.cgs
diff --git a/sim/testsuite/sim/cr16/muluw.cgs b/sim/testsuite/cr16/muluw.cgs
index 71f7ee08b46..71f7ee08b46 100644
--- a/sim/testsuite/sim/cr16/muluw.cgs
+++ b/sim/testsuite/cr16/muluw.cgs
diff --git a/sim/testsuite/sim/cr16/mulw.cgs b/sim/testsuite/cr16/mulw.cgs
index cbd4552e338..cbd4552e338 100644
--- a/sim/testsuite/sim/cr16/mulw.cgs
+++ b/sim/testsuite/cr16/mulw.cgs
diff --git a/sim/testsuite/sim/cr16/nop.cgs b/sim/testsuite/cr16/nop.cgs
index e29fa93f7d0..e29fa93f7d0 100644
--- a/sim/testsuite/sim/cr16/nop.cgs
+++ b/sim/testsuite/cr16/nop.cgs
diff --git a/sim/testsuite/sim/cr16/orb.cgs b/sim/testsuite/cr16/orb.cgs
index 43ce26b3059..43ce26b3059 100644
--- a/sim/testsuite/sim/cr16/orb.cgs
+++ b/sim/testsuite/cr16/orb.cgs
diff --git a/sim/testsuite/sim/cr16/ord.cgs b/sim/testsuite/cr16/ord.cgs
index e682d3a74cd..e682d3a74cd 100644
--- a/sim/testsuite/sim/cr16/ord.cgs
+++ b/sim/testsuite/cr16/ord.cgs
diff --git a/sim/testsuite/sim/cr16/orw.cgs b/sim/testsuite/cr16/orw.cgs
index 4c1b529cba6..4c1b529cba6 100644
--- a/sim/testsuite/sim/cr16/orw.cgs
+++ b/sim/testsuite/cr16/orw.cgs
diff --git a/sim/testsuite/sim/cr16/pop1.cgs b/sim/testsuite/cr16/pop1.cgs
index cf2a02dbe99..cf2a02dbe99 100644
--- a/sim/testsuite/sim/cr16/pop1.cgs
+++ b/sim/testsuite/cr16/pop1.cgs
diff --git a/sim/testsuite/sim/cr16/pop2.cgs b/sim/testsuite/cr16/pop2.cgs
index aa3a9ec551a..aa3a9ec551a 100644
--- a/sim/testsuite/sim/cr16/pop2.cgs
+++ b/sim/testsuite/cr16/pop2.cgs
diff --git a/sim/testsuite/sim/cr16/pop3.cgs b/sim/testsuite/cr16/pop3.cgs
index 13478f1f4e7..13478f1f4e7 100644
--- a/sim/testsuite/sim/cr16/pop3.cgs
+++ b/sim/testsuite/cr16/pop3.cgs
diff --git a/sim/testsuite/sim/cr16/popret1.cgs b/sim/testsuite/cr16/popret1.cgs
index a34b0fbc706..a34b0fbc706 100644
--- a/sim/testsuite/sim/cr16/popret1.cgs
+++ b/sim/testsuite/cr16/popret1.cgs
diff --git a/sim/testsuite/sim/cr16/popret2.cgs b/sim/testsuite/cr16/popret2.cgs
index 5a7f9056e81..5a7f9056e81 100644
--- a/sim/testsuite/sim/cr16/popret2.cgs
+++ b/sim/testsuite/cr16/popret2.cgs
diff --git a/sim/testsuite/sim/cr16/popret3.cgs b/sim/testsuite/cr16/popret3.cgs
index 31aaa9b2aaf..31aaa9b2aaf 100644
--- a/sim/testsuite/sim/cr16/popret3.cgs
+++ b/sim/testsuite/cr16/popret3.cgs
diff --git a/sim/testsuite/sim/cr16/push1.cgs b/sim/testsuite/cr16/push1.cgs
index 12d50a614d6..12d50a614d6 100644
--- a/sim/testsuite/sim/cr16/push1.cgs
+++ b/sim/testsuite/cr16/push1.cgs
diff --git a/sim/testsuite/sim/cr16/push2.cgs b/sim/testsuite/cr16/push2.cgs
index 76c1a374fc5..76c1a374fc5 100644
--- a/sim/testsuite/sim/cr16/push2.cgs
+++ b/sim/testsuite/cr16/push2.cgs
diff --git a/sim/testsuite/sim/cr16/push3.cgs b/sim/testsuite/cr16/push3.cgs
index f9f5c2653c0..f9f5c2653c0 100644
--- a/sim/testsuite/sim/cr16/push3.cgs
+++ b/sim/testsuite/cr16/push3.cgs
diff --git a/sim/testsuite/sim/cr16/sbitb.cgs b/sim/testsuite/cr16/sbitb.cgs
index b98329c6bc7..b98329c6bc7 100644
--- a/sim/testsuite/sim/cr16/sbitb.cgs
+++ b/sim/testsuite/cr16/sbitb.cgs
diff --git a/sim/testsuite/sim/cr16/sbitw.cgs b/sim/testsuite/cr16/sbitw.cgs
index 2a9a8281cf2..2a9a8281cf2 100644
--- a/sim/testsuite/sim/cr16/sbitw.cgs
+++ b/sim/testsuite/cr16/sbitw.cgs
diff --git a/sim/testsuite/sim/cr16/scc.cgs b/sim/testsuite/cr16/scc.cgs
index ac592e0a77f..ac592e0a77f 100644
--- a/sim/testsuite/sim/cr16/scc.cgs
+++ b/sim/testsuite/cr16/scc.cgs
diff --git a/sim/testsuite/sim/cr16/scs.cgs b/sim/testsuite/cr16/scs.cgs
index a34e0943e3c..a34e0943e3c 100644
--- a/sim/testsuite/sim/cr16/scs.cgs
+++ b/sim/testsuite/cr16/scs.cgs
diff --git a/sim/testsuite/sim/cr16/seq.cgs b/sim/testsuite/cr16/seq.cgs
index 1b4ad790bbc..1b4ad790bbc 100644
--- a/sim/testsuite/sim/cr16/seq.cgs
+++ b/sim/testsuite/cr16/seq.cgs
diff --git a/sim/testsuite/sim/cr16/sfc.cgs b/sim/testsuite/cr16/sfc.cgs
index 1221f8e7a47..1221f8e7a47 100644
--- a/sim/testsuite/sim/cr16/sfc.cgs
+++ b/sim/testsuite/cr16/sfc.cgs
diff --git a/sim/testsuite/sim/cr16/sfs.cgs b/sim/testsuite/cr16/sfs.cgs
index 5663bfb06b4..5663bfb06b4 100644
--- a/sim/testsuite/sim/cr16/sfs.cgs
+++ b/sim/testsuite/cr16/sfs.cgs
diff --git a/sim/testsuite/sim/cr16/sge.cgs b/sim/testsuite/cr16/sge.cgs
index 7a6565871cd..7a6565871cd 100644
--- a/sim/testsuite/sim/cr16/sge.cgs
+++ b/sim/testsuite/cr16/sge.cgs
diff --git a/sim/testsuite/sim/cr16/sgt.cgs b/sim/testsuite/cr16/sgt.cgs
index cc47ea3a2ba..cc47ea3a2ba 100644
--- a/sim/testsuite/sim/cr16/sgt.cgs
+++ b/sim/testsuite/cr16/sgt.cgs
diff --git a/sim/testsuite/sim/cr16/shi.cgs b/sim/testsuite/cr16/shi.cgs
index 5188a5195a7..5188a5195a7 100644
--- a/sim/testsuite/sim/cr16/shi.cgs
+++ b/sim/testsuite/cr16/shi.cgs
diff --git a/sim/testsuite/sim/cr16/shs.cgs b/sim/testsuite/cr16/shs.cgs
index 2a103244697..2a103244697 100644
--- a/sim/testsuite/sim/cr16/shs.cgs
+++ b/sim/testsuite/cr16/shs.cgs
diff --git a/sim/testsuite/sim/cr16/slo.cgs b/sim/testsuite/cr16/slo.cgs
index 4e9332aeb5d..4e9332aeb5d 100644
--- a/sim/testsuite/sim/cr16/slo.cgs
+++ b/sim/testsuite/cr16/slo.cgs
diff --git a/sim/testsuite/sim/cr16/sls.cgs b/sim/testsuite/cr16/sls.cgs
index aab309c59ae..aab309c59ae 100644
--- a/sim/testsuite/sim/cr16/sls.cgs
+++ b/sim/testsuite/cr16/sls.cgs
diff --git a/sim/testsuite/sim/cr16/slt.cgs b/sim/testsuite/cr16/slt.cgs
index a4fa1b5cf9f..a4fa1b5cf9f 100644
--- a/sim/testsuite/sim/cr16/slt.cgs
+++ b/sim/testsuite/cr16/slt.cgs
diff --git a/sim/testsuite/sim/cr16/sne.cgs b/sim/testsuite/cr16/sne.cgs
index 0d2ccc5021a..0d2ccc5021a 100644
--- a/sim/testsuite/sim/cr16/sne.cgs
+++ b/sim/testsuite/cr16/sne.cgs
diff --git a/sim/testsuite/sim/cr16/storb.cgs b/sim/testsuite/cr16/storb.cgs
index 289055dd7a9..289055dd7a9 100644
--- a/sim/testsuite/sim/cr16/storb.cgs
+++ b/sim/testsuite/cr16/storb.cgs
diff --git a/sim/testsuite/sim/cr16/stord.cgs b/sim/testsuite/cr16/stord.cgs
index 64f40c1ce10..64f40c1ce10 100644
--- a/sim/testsuite/sim/cr16/stord.cgs
+++ b/sim/testsuite/cr16/stord.cgs
diff --git a/sim/testsuite/sim/cr16/storw.cgs b/sim/testsuite/cr16/storw.cgs
index 92876361ffe..92876361ffe 100644
--- a/sim/testsuite/sim/cr16/storw.cgs
+++ b/sim/testsuite/cr16/storw.cgs
diff --git a/sim/testsuite/sim/cr16/subb.cgs b/sim/testsuite/cr16/subb.cgs
index 6a893ddedc8..6a893ddedc8 100644
--- a/sim/testsuite/sim/cr16/subb.cgs
+++ b/sim/testsuite/cr16/subb.cgs
diff --git a/sim/testsuite/sim/cr16/subd.cgs b/sim/testsuite/cr16/subd.cgs
index 2e2a33428df..2e2a33428df 100644
--- a/sim/testsuite/sim/cr16/subd.cgs
+++ b/sim/testsuite/cr16/subd.cgs
diff --git a/sim/testsuite/sim/cr16/subi.cgs b/sim/testsuite/cr16/subi.cgs
index 5d0fa1a14e8..5d0fa1a14e8 100644
--- a/sim/testsuite/sim/cr16/subi.cgs
+++ b/sim/testsuite/cr16/subi.cgs
diff --git a/sim/testsuite/sim/cr16/subw.cgs b/sim/testsuite/cr16/subw.cgs
index 12a12293b3c..12a12293b3c 100644
--- a/sim/testsuite/sim/cr16/subw.cgs
+++ b/sim/testsuite/cr16/subw.cgs
diff --git a/sim/testsuite/sim/cr16/tbit.cgs b/sim/testsuite/cr16/tbit.cgs
index ac1b7e2c9ec..ac1b7e2c9ec 100644
--- a/sim/testsuite/sim/cr16/tbit.cgs
+++ b/sim/testsuite/cr16/tbit.cgs
diff --git a/sim/testsuite/sim/cr16/tbitb.cgs b/sim/testsuite/cr16/tbitb.cgs
index 57a8ab2a8cf..57a8ab2a8cf 100644
--- a/sim/testsuite/sim/cr16/tbitb.cgs
+++ b/sim/testsuite/cr16/tbitb.cgs
diff --git a/sim/testsuite/sim/cr16/tbitw.cgs b/sim/testsuite/cr16/tbitw.cgs
index 018c73e53ee..018c73e53ee 100644
--- a/sim/testsuite/sim/cr16/tbitw.cgs
+++ b/sim/testsuite/cr16/tbitw.cgs
diff --git a/sim/testsuite/sim/cr16/testutils.inc b/sim/testsuite/cr16/testutils.inc
index 1b82dc64c5e..1b82dc64c5e 100644
--- a/sim/testsuite/sim/cr16/testutils.inc
+++ b/sim/testsuite/cr16/testutils.inc
diff --git a/sim/testsuite/sim/cr16/uread16.ms b/sim/testsuite/cr16/uread16.ms
index 54253b462e9..54253b462e9 100644
--- a/sim/testsuite/sim/cr16/uread16.ms
+++ b/sim/testsuite/cr16/uread16.ms
diff --git a/sim/testsuite/sim/cr16/uread32.ms b/sim/testsuite/cr16/uread32.ms
index c2181e5c2ae..c2181e5c2ae 100644
--- a/sim/testsuite/sim/cr16/uread32.ms
+++ b/sim/testsuite/cr16/uread32.ms
diff --git a/sim/testsuite/sim/cr16/xorb.cgs b/sim/testsuite/cr16/xorb.cgs
index 4ee4b2d5e01..4ee4b2d5e01 100644
--- a/sim/testsuite/sim/cr16/xorb.cgs
+++ b/sim/testsuite/cr16/xorb.cgs
diff --git a/sim/testsuite/sim/cr16/xord.cgs b/sim/testsuite/cr16/xord.cgs
index 3bbcac0f52b..3bbcac0f52b 100644
--- a/sim/testsuite/sim/cr16/xord.cgs
+++ b/sim/testsuite/cr16/xord.cgs
diff --git a/sim/testsuite/sim/cr16/xorw.cgs b/sim/testsuite/cr16/xorw.cgs
index d82faa3f333..d82faa3f333 100644
--- a/sim/testsuite/sim/cr16/xorw.cgs
+++ b/sim/testsuite/cr16/xorw.cgs
diff --git a/sim/testsuite/sim/cris/ChangeLog b/sim/testsuite/cris/ChangeLog
index 16c7c27ad4f..16c7c27ad4f 100644
--- a/sim/testsuite/sim/cris/ChangeLog
+++ b/sim/testsuite/cris/ChangeLog
diff --git a/sim/testsuite/sim/cris/asm/abs.ms b/sim/testsuite/cris/asm/abs.ms
index a428434982e..a428434982e 100644
--- a/sim/testsuite/sim/cris/asm/abs.ms
+++ b/sim/testsuite/cris/asm/abs.ms
diff --git a/sim/testsuite/sim/cris/asm/addc.ms b/sim/testsuite/cris/asm/addc.ms
index 8b7fa72e20e..8b7fa72e20e 100644
--- a/sim/testsuite/sim/cris/asm/addc.ms
+++ b/sim/testsuite/cris/asm/addc.ms
diff --git a/sim/testsuite/sim/cris/asm/addcpc.ms b/sim/testsuite/cris/asm/addcpc.ms
index 0302fa20362..0302fa20362 100644
--- a/sim/testsuite/sim/cris/asm/addcpc.ms
+++ b/sim/testsuite/cris/asm/addcpc.ms
diff --git a/sim/testsuite/sim/cris/asm/addcv32c.ms b/sim/testsuite/cris/asm/addcv32c.ms
index 0264fae9131..0264fae9131 100644
--- a/sim/testsuite/sim/cris/asm/addcv32c.ms
+++ b/sim/testsuite/cris/asm/addcv32c.ms
diff --git a/sim/testsuite/sim/cris/asm/addcv32m.ms b/sim/testsuite/cris/asm/addcv32m.ms
index 13139b2f457..13139b2f457 100644
--- a/sim/testsuite/sim/cris/asm/addcv32m.ms
+++ b/sim/testsuite/cris/asm/addcv32m.ms
diff --git a/sim/testsuite/sim/cris/asm/addcv32r.ms b/sim/testsuite/cris/asm/addcv32r.ms
index 20aeb12ccae..20aeb12ccae 100644
--- a/sim/testsuite/sim/cris/asm/addcv32r.ms
+++ b/sim/testsuite/cris/asm/addcv32r.ms
diff --git a/sim/testsuite/sim/cris/asm/addi.ms b/sim/testsuite/cris/asm/addi.ms
index 2fa2723ef82..2fa2723ef82 100644
--- a/sim/testsuite/sim/cris/asm/addi.ms
+++ b/sim/testsuite/cris/asm/addi.ms
diff --git a/sim/testsuite/sim/cris/asm/addiv32.ms b/sim/testsuite/cris/asm/addiv32.ms
index 8040afcfdbb..8040afcfdbb 100644
--- a/sim/testsuite/sim/cris/asm/addiv32.ms
+++ b/sim/testsuite/cris/asm/addiv32.ms
diff --git a/sim/testsuite/sim/cris/asm/addm.ms b/sim/testsuite/cris/asm/addm.ms
index c214e3a2669..c214e3a2669 100644
--- a/sim/testsuite/sim/cris/asm/addm.ms
+++ b/sim/testsuite/cris/asm/addm.ms
diff --git a/sim/testsuite/sim/cris/asm/addoc.ms b/sim/testsuite/cris/asm/addoc.ms
index fe269d21ffc..fe269d21ffc 100644
--- a/sim/testsuite/sim/cris/asm/addoc.ms
+++ b/sim/testsuite/cris/asm/addoc.ms
diff --git a/sim/testsuite/sim/cris/asm/addom.ms b/sim/testsuite/cris/asm/addom.ms
index 4e4ebb16a81..4e4ebb16a81 100644
--- a/sim/testsuite/sim/cris/asm/addom.ms
+++ b/sim/testsuite/cris/asm/addom.ms
diff --git a/sim/testsuite/sim/cris/asm/addoq.ms b/sim/testsuite/cris/asm/addoq.ms
index f4b6083d064..f4b6083d064 100644
--- a/sim/testsuite/sim/cris/asm/addoq.ms
+++ b/sim/testsuite/cris/asm/addoq.ms
diff --git a/sim/testsuite/sim/cris/asm/addq.ms b/sim/testsuite/cris/asm/addq.ms
index 6a27ac59531..6a27ac59531 100644
--- a/sim/testsuite/sim/cris/asm/addq.ms
+++ b/sim/testsuite/cris/asm/addq.ms
diff --git a/sim/testsuite/sim/cris/asm/addqpc.ms b/sim/testsuite/cris/asm/addqpc.ms
index ba5a1ec239c..ba5a1ec239c 100644
--- a/sim/testsuite/sim/cris/asm/addqpc.ms
+++ b/sim/testsuite/cris/asm/addqpc.ms
diff --git a/sim/testsuite/sim/cris/asm/addr.ms b/sim/testsuite/cris/asm/addr.ms
index c1b9348cbfb..c1b9348cbfb 100644
--- a/sim/testsuite/sim/cris/asm/addr.ms
+++ b/sim/testsuite/cris/asm/addr.ms
diff --git a/sim/testsuite/sim/cris/asm/addswpc.ms b/sim/testsuite/cris/asm/addswpc.ms
index a7ac754caac..a7ac754caac 100644
--- a/sim/testsuite/sim/cris/asm/addswpc.ms
+++ b/sim/testsuite/cris/asm/addswpc.ms
diff --git a/sim/testsuite/sim/cris/asm/addxc.ms b/sim/testsuite/cris/asm/addxc.ms
index 0e346dfd116..0e346dfd116 100644
--- a/sim/testsuite/sim/cris/asm/addxc.ms
+++ b/sim/testsuite/cris/asm/addxc.ms
diff --git a/sim/testsuite/sim/cris/asm/addxm.ms b/sim/testsuite/cris/asm/addxm.ms
index 40ae9aaea73..40ae9aaea73 100644
--- a/sim/testsuite/sim/cris/asm/addxm.ms
+++ b/sim/testsuite/cris/asm/addxm.ms
diff --git a/sim/testsuite/sim/cris/asm/addxr.ms b/sim/testsuite/cris/asm/addxr.ms
index 8234ac31072..8234ac31072 100644
--- a/sim/testsuite/sim/cris/asm/addxr.ms
+++ b/sim/testsuite/cris/asm/addxr.ms
diff --git a/sim/testsuite/sim/cris/asm/andc.ms b/sim/testsuite/cris/asm/andc.ms
index e800a0a9506..e800a0a9506 100644
--- a/sim/testsuite/sim/cris/asm/andc.ms
+++ b/sim/testsuite/cris/asm/andc.ms
diff --git a/sim/testsuite/sim/cris/asm/andm.ms b/sim/testsuite/cris/asm/andm.ms
index 4e1a34bd050..4e1a34bd050 100644
--- a/sim/testsuite/sim/cris/asm/andm.ms
+++ b/sim/testsuite/cris/asm/andm.ms
diff --git a/sim/testsuite/sim/cris/asm/andq.ms b/sim/testsuite/cris/asm/andq.ms
index e515b3e0e3a..e515b3e0e3a 100644
--- a/sim/testsuite/sim/cris/asm/andq.ms
+++ b/sim/testsuite/cris/asm/andq.ms
diff --git a/sim/testsuite/sim/cris/asm/andr.ms b/sim/testsuite/cris/asm/andr.ms
index f5d90e2d84b..f5d90e2d84b 100644
--- a/sim/testsuite/sim/cris/asm/andr.ms
+++ b/sim/testsuite/cris/asm/andr.ms
diff --git a/sim/testsuite/sim/cris/asm/asm.exp b/sim/testsuite/cris/asm/asm.exp
index 415bbf1082a..415bbf1082a 100644
--- a/sim/testsuite/sim/cris/asm/asm.exp
+++ b/sim/testsuite/cris/asm/asm.exp
diff --git a/sim/testsuite/sim/cris/asm/asr.ms b/sim/testsuite/cris/asm/asr.ms
index 066bc73d04b..066bc73d04b 100644
--- a/sim/testsuite/sim/cris/asm/asr.ms
+++ b/sim/testsuite/cris/asm/asr.ms
diff --git a/sim/testsuite/sim/cris/asm/ba.ms b/sim/testsuite/cris/asm/ba.ms
index 12119621e64..12119621e64 100644
--- a/sim/testsuite/sim/cris/asm/ba.ms
+++ b/sim/testsuite/cris/asm/ba.ms
diff --git a/sim/testsuite/sim/cris/asm/badarch1.ms b/sim/testsuite/cris/asm/badarch1.ms
index 3d0d8121834..3d0d8121834 100644
--- a/sim/testsuite/sim/cris/asm/badarch1.ms
+++ b/sim/testsuite/cris/asm/badarch1.ms
diff --git a/sim/testsuite/sim/cris/asm/bare1.ms b/sim/testsuite/cris/asm/bare1.ms
index 6c7d0d2394a..6c7d0d2394a 100644
--- a/sim/testsuite/sim/cris/asm/bare1.ms
+++ b/sim/testsuite/cris/asm/bare1.ms
diff --git a/sim/testsuite/sim/cris/asm/bare2.ms b/sim/testsuite/cris/asm/bare2.ms
index f30fd10e070..f30fd10e070 100644
--- a/sim/testsuite/sim/cris/asm/bare2.ms
+++ b/sim/testsuite/cris/asm/bare2.ms
diff --git a/sim/testsuite/sim/cris/asm/bare3.ms b/sim/testsuite/cris/asm/bare3.ms
index 103530d5914..103530d5914 100644
--- a/sim/testsuite/sim/cris/asm/bare3.ms
+++ b/sim/testsuite/cris/asm/bare3.ms
diff --git a/sim/testsuite/sim/cris/asm/bas.ms b/sim/testsuite/cris/asm/bas.ms
index 084b5bfebca..084b5bfebca 100644
--- a/sim/testsuite/sim/cris/asm/bas.ms
+++ b/sim/testsuite/cris/asm/bas.ms
diff --git a/sim/testsuite/sim/cris/asm/bccb.ms b/sim/testsuite/cris/asm/bccb.ms
index da5e41584a1..da5e41584a1 100644
--- a/sim/testsuite/sim/cris/asm/bccb.ms
+++ b/sim/testsuite/cris/asm/bccb.ms
diff --git a/sim/testsuite/sim/cris/asm/bdapc.ms b/sim/testsuite/cris/asm/bdapc.ms
index cfedd8be264..cfedd8be264 100644
--- a/sim/testsuite/sim/cris/asm/bdapc.ms
+++ b/sim/testsuite/cris/asm/bdapc.ms
diff --git a/sim/testsuite/sim/cris/asm/bdapm.ms b/sim/testsuite/cris/asm/bdapm.ms
index 26bc4ad3aac..26bc4ad3aac 100644
--- a/sim/testsuite/sim/cris/asm/bdapm.ms
+++ b/sim/testsuite/cris/asm/bdapm.ms
diff --git a/sim/testsuite/sim/cris/asm/bdapq.ms b/sim/testsuite/cris/asm/bdapq.ms
index a0ba406353f..a0ba406353f 100644
--- a/sim/testsuite/sim/cris/asm/bdapq.ms
+++ b/sim/testsuite/cris/asm/bdapq.ms
diff --git a/sim/testsuite/sim/cris/asm/bdapqpc.ms b/sim/testsuite/cris/asm/bdapqpc.ms
index f2209efec28..f2209efec28 100644
--- a/sim/testsuite/sim/cris/asm/bdapqpc.ms
+++ b/sim/testsuite/cris/asm/bdapqpc.ms
diff --git a/sim/testsuite/sim/cris/asm/biap.ms b/sim/testsuite/cris/asm/biap.ms
index a51a9189ac5..a51a9189ac5 100644
--- a/sim/testsuite/sim/cris/asm/biap.ms
+++ b/sim/testsuite/cris/asm/biap.ms
diff --git a/sim/testsuite/sim/cris/asm/boundc.ms b/sim/testsuite/cris/asm/boundc.ms
index 0b2be137489..0b2be137489 100644
--- a/sim/testsuite/sim/cris/asm/boundc.ms
+++ b/sim/testsuite/cris/asm/boundc.ms
diff --git a/sim/testsuite/sim/cris/asm/boundm.ms b/sim/testsuite/cris/asm/boundm.ms
index 91019dd4fdb..91019dd4fdb 100644
--- a/sim/testsuite/sim/cris/asm/boundm.ms
+++ b/sim/testsuite/cris/asm/boundm.ms
diff --git a/sim/testsuite/sim/cris/asm/boundmv32.ms b/sim/testsuite/cris/asm/boundmv32.ms
index 560276eae61..560276eae61 100644
--- a/sim/testsuite/sim/cris/asm/boundmv32.ms
+++ b/sim/testsuite/cris/asm/boundmv32.ms
diff --git a/sim/testsuite/sim/cris/asm/boundr.ms b/sim/testsuite/cris/asm/boundr.ms
index 053c4ae3ac3..053c4ae3ac3 100644
--- a/sim/testsuite/sim/cris/asm/boundr.ms
+++ b/sim/testsuite/cris/asm/boundr.ms
diff --git a/sim/testsuite/sim/cris/asm/break.ms b/sim/testsuite/cris/asm/break.ms
index c1a7a960662..c1a7a960662 100644
--- a/sim/testsuite/sim/cris/asm/break.ms
+++ b/sim/testsuite/cris/asm/break.ms
diff --git a/sim/testsuite/sim/cris/asm/btst.ms b/sim/testsuite/cris/asm/btst.ms
index b63e8f2cd26..b63e8f2cd26 100644
--- a/sim/testsuite/sim/cris/asm/btst.ms
+++ b/sim/testsuite/cris/asm/btst.ms
diff --git a/sim/testsuite/sim/cris/asm/ccr-v10.ms b/sim/testsuite/cris/asm/ccr-v10.ms
index 39602f01bd0..39602f01bd0 100644
--- a/sim/testsuite/sim/cris/asm/ccr-v10.ms
+++ b/sim/testsuite/cris/asm/ccr-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/ccs-v32.ms b/sim/testsuite/cris/asm/ccs-v32.ms
index 8dc60262fc2..8dc60262fc2 100644
--- a/sim/testsuite/sim/cris/asm/ccs-v32.ms
+++ b/sim/testsuite/cris/asm/ccs-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/clearfv10.ms b/sim/testsuite/cris/asm/clearfv10.ms
index d910842942f..d910842942f 100644
--- a/sim/testsuite/sim/cris/asm/clearfv10.ms
+++ b/sim/testsuite/cris/asm/clearfv10.ms
diff --git a/sim/testsuite/sim/cris/asm/clearfv32.ms b/sim/testsuite/cris/asm/clearfv32.ms
index b1dd3dec517..b1dd3dec517 100644
--- a/sim/testsuite/sim/cris/asm/clearfv32.ms
+++ b/sim/testsuite/cris/asm/clearfv32.ms
diff --git a/sim/testsuite/sim/cris/asm/clrjmp1.ms b/sim/testsuite/cris/asm/clrjmp1.ms
index 1a76e7fc8bb..1a76e7fc8bb 100644
--- a/sim/testsuite/sim/cris/asm/clrjmp1.ms
+++ b/sim/testsuite/cris/asm/clrjmp1.ms
diff --git a/sim/testsuite/sim/cris/asm/cmpc.ms b/sim/testsuite/cris/asm/cmpc.ms
index 8600f5f7919..8600f5f7919 100644
--- a/sim/testsuite/sim/cris/asm/cmpc.ms
+++ b/sim/testsuite/cris/asm/cmpc.ms
diff --git a/sim/testsuite/sim/cris/asm/cmpm.ms b/sim/testsuite/cris/asm/cmpm.ms
index 753f2d36f06..753f2d36f06 100644
--- a/sim/testsuite/sim/cris/asm/cmpm.ms
+++ b/sim/testsuite/cris/asm/cmpm.ms
diff --git a/sim/testsuite/sim/cris/asm/cmpq.ms b/sim/testsuite/cris/asm/cmpq.ms
index 7e40be4907d..7e40be4907d 100644
--- a/sim/testsuite/sim/cris/asm/cmpq.ms
+++ b/sim/testsuite/cris/asm/cmpq.ms
diff --git a/sim/testsuite/sim/cris/asm/cmpr.ms b/sim/testsuite/cris/asm/cmpr.ms
index 6730a000c49..6730a000c49 100644
--- a/sim/testsuite/sim/cris/asm/cmpr.ms
+++ b/sim/testsuite/cris/asm/cmpr.ms
diff --git a/sim/testsuite/sim/cris/asm/cmpxc.ms b/sim/testsuite/cris/asm/cmpxc.ms
index d9acd8fcb4b..d9acd8fcb4b 100644
--- a/sim/testsuite/sim/cris/asm/cmpxc.ms
+++ b/sim/testsuite/cris/asm/cmpxc.ms
diff --git a/sim/testsuite/sim/cris/asm/cmpxm.ms b/sim/testsuite/cris/asm/cmpxm.ms
index 6a87ab044c8..6a87ab044c8 100644
--- a/sim/testsuite/sim/cris/asm/cmpxm.ms
+++ b/sim/testsuite/cris/asm/cmpxm.ms
diff --git a/sim/testsuite/sim/cris/asm/dflags.ms b/sim/testsuite/cris/asm/dflags.ms
index 273501425b8..273501425b8 100644
--- a/sim/testsuite/sim/cris/asm/dflags.ms
+++ b/sim/testsuite/cris/asm/dflags.ms
diff --git a/sim/testsuite/sim/cris/asm/dip.ms b/sim/testsuite/cris/asm/dip.ms
index ff79f22239c..ff79f22239c 100644
--- a/sim/testsuite/sim/cris/asm/dip.ms
+++ b/sim/testsuite/cris/asm/dip.ms
diff --git a/sim/testsuite/sim/cris/asm/dstep.ms b/sim/testsuite/cris/asm/dstep.ms
index 8b32240e001..8b32240e001 100644
--- a/sim/testsuite/sim/cris/asm/dstep.ms
+++ b/sim/testsuite/cris/asm/dstep.ms
diff --git a/sim/testsuite/sim/cris/asm/fidxd.ms b/sim/testsuite/cris/asm/fidxd.ms
index 8158682117d..8158682117d 100644
--- a/sim/testsuite/sim/cris/asm/fidxd.ms
+++ b/sim/testsuite/cris/asm/fidxd.ms
diff --git a/sim/testsuite/sim/cris/asm/fidxi.ms b/sim/testsuite/cris/asm/fidxi.ms
index 1c41ed4c2f6..1c41ed4c2f6 100644
--- a/sim/testsuite/sim/cris/asm/fidxi.ms
+++ b/sim/testsuite/cris/asm/fidxi.ms
diff --git a/sim/testsuite/sim/cris/asm/ftagd.ms b/sim/testsuite/cris/asm/ftagd.ms
index 74d4de34130..74d4de34130 100644
--- a/sim/testsuite/sim/cris/asm/ftagd.ms
+++ b/sim/testsuite/cris/asm/ftagd.ms
diff --git a/sim/testsuite/sim/cris/asm/ftagi.ms b/sim/testsuite/cris/asm/ftagi.ms
index 187d22d33a4..187d22d33a4 100644
--- a/sim/testsuite/sim/cris/asm/ftagi.ms
+++ b/sim/testsuite/cris/asm/ftagi.ms
diff --git a/sim/testsuite/sim/cris/asm/halt.ms b/sim/testsuite/cris/asm/halt.ms
index fb4dcb0be57..fb4dcb0be57 100644
--- a/sim/testsuite/sim/cris/asm/halt.ms
+++ b/sim/testsuite/cris/asm/halt.ms
diff --git a/sim/testsuite/sim/cris/asm/io1.ms b/sim/testsuite/cris/asm/io1.ms
index 3d252ae1f93..3d252ae1f93 100644
--- a/sim/testsuite/sim/cris/asm/io1.ms
+++ b/sim/testsuite/cris/asm/io1.ms
diff --git a/sim/testsuite/sim/cris/asm/io2.ms b/sim/testsuite/cris/asm/io2.ms
index f6341d3739d..f6341d3739d 100644
--- a/sim/testsuite/sim/cris/asm/io2.ms
+++ b/sim/testsuite/cris/asm/io2.ms
diff --git a/sim/testsuite/sim/cris/asm/io3.ms b/sim/testsuite/cris/asm/io3.ms
index 664dc61d267..664dc61d267 100644
--- a/sim/testsuite/sim/cris/asm/io3.ms
+++ b/sim/testsuite/cris/asm/io3.ms
diff --git a/sim/testsuite/sim/cris/asm/io4.ms b/sim/testsuite/cris/asm/io4.ms
index f925dbd3448..f925dbd3448 100644
--- a/sim/testsuite/sim/cris/asm/io4.ms
+++ b/sim/testsuite/cris/asm/io4.ms
diff --git a/sim/testsuite/sim/cris/asm/io5.ms b/sim/testsuite/cris/asm/io5.ms
index 178a4d7f857..178a4d7f857 100644
--- a/sim/testsuite/sim/cris/asm/io5.ms
+++ b/sim/testsuite/cris/asm/io5.ms
diff --git a/sim/testsuite/sim/cris/asm/io6.ms b/sim/testsuite/cris/asm/io6.ms
index 3af3536265e..3af3536265e 100644
--- a/sim/testsuite/sim/cris/asm/io6.ms
+++ b/sim/testsuite/cris/asm/io6.ms
diff --git a/sim/testsuite/sim/cris/asm/io7.ms b/sim/testsuite/cris/asm/io7.ms
index 84488e9452e..84488e9452e 100644
--- a/sim/testsuite/sim/cris/asm/io7.ms
+++ b/sim/testsuite/cris/asm/io7.ms
diff --git a/sim/testsuite/sim/cris/asm/io8.ms b/sim/testsuite/cris/asm/io8.ms
index 49163fd0423..49163fd0423 100644
--- a/sim/testsuite/sim/cris/asm/io8.ms
+++ b/sim/testsuite/cris/asm/io8.ms
diff --git a/sim/testsuite/sim/cris/asm/io9.ms b/sim/testsuite/cris/asm/io9.ms
index 3b929a3c8a0..3b929a3c8a0 100644
--- a/sim/testsuite/sim/cris/asm/io9.ms
+++ b/sim/testsuite/cris/asm/io9.ms
diff --git a/sim/testsuite/sim/cris/asm/jsr.ms b/sim/testsuite/cris/asm/jsr.ms
index c684fd3be80..c684fd3be80 100644
--- a/sim/testsuite/sim/cris/asm/jsr.ms
+++ b/sim/testsuite/cris/asm/jsr.ms
diff --git a/sim/testsuite/sim/cris/asm/jsrmv10.ms b/sim/testsuite/cris/asm/jsrmv10.ms
index fa9af060cf1..fa9af060cf1 100644
--- a/sim/testsuite/sim/cris/asm/jsrmv10.ms
+++ b/sim/testsuite/cris/asm/jsrmv10.ms
diff --git a/sim/testsuite/sim/cris/asm/jumpmp.ms b/sim/testsuite/cris/asm/jumpmp.ms
index dd21e9c6b38..dd21e9c6b38 100644
--- a/sim/testsuite/sim/cris/asm/jumpmp.ms
+++ b/sim/testsuite/cris/asm/jumpmp.ms
diff --git a/sim/testsuite/sim/cris/asm/jumppv32.ms b/sim/testsuite/cris/asm/jumppv32.ms
index c37f42d323a..c37f42d323a 100644
--- a/sim/testsuite/sim/cris/asm/jumppv32.ms
+++ b/sim/testsuite/cris/asm/jumppv32.ms
diff --git a/sim/testsuite/sim/cris/asm/lapc.ms b/sim/testsuite/cris/asm/lapc.ms
index bacd88126ed..bacd88126ed 100644
--- a/sim/testsuite/sim/cris/asm/lapc.ms
+++ b/sim/testsuite/cris/asm/lapc.ms
diff --git a/sim/testsuite/sim/cris/asm/lsl.ms b/sim/testsuite/cris/asm/lsl.ms
index a2658b84045..a2658b84045 100644
--- a/sim/testsuite/sim/cris/asm/lsl.ms
+++ b/sim/testsuite/cris/asm/lsl.ms
diff --git a/sim/testsuite/sim/cris/asm/lsr.ms b/sim/testsuite/cris/asm/lsr.ms
index a7c5d3d9985..a7c5d3d9985 100644
--- a/sim/testsuite/sim/cris/asm/lsr.ms
+++ b/sim/testsuite/cris/asm/lsr.ms
diff --git a/sim/testsuite/sim/cris/asm/lz.ms b/sim/testsuite/cris/asm/lz.ms
index 8a4bb3c45fc..8a4bb3c45fc 100644
--- a/sim/testsuite/sim/cris/asm/lz.ms
+++ b/sim/testsuite/cris/asm/lz.ms
diff --git a/sim/testsuite/sim/cris/asm/mcp.ms b/sim/testsuite/cris/asm/mcp.ms
index 9aee39ca3fc..9aee39ca3fc 100644
--- a/sim/testsuite/sim/cris/asm/mcp.ms
+++ b/sim/testsuite/cris/asm/mcp.ms
diff --git a/sim/testsuite/sim/cris/asm/movdelsr1.ms b/sim/testsuite/cris/asm/movdelsr1.ms
index fe33d6707bb..fe33d6707bb 100644
--- a/sim/testsuite/sim/cris/asm/movdelsr1.ms
+++ b/sim/testsuite/cris/asm/movdelsr1.ms
diff --git a/sim/testsuite/sim/cris/asm/movecpc.ms b/sim/testsuite/cris/asm/movecpc.ms
index 880a0f8f3db..880a0f8f3db 100644
--- a/sim/testsuite/sim/cris/asm/movecpc.ms
+++ b/sim/testsuite/cris/asm/movecpc.ms
diff --git a/sim/testsuite/sim/cris/asm/movecr.ms b/sim/testsuite/cris/asm/movecr.ms
index 01bf7f0f70d..01bf7f0f70d 100644
--- a/sim/testsuite/sim/cris/asm/movecr.ms
+++ b/sim/testsuite/cris/asm/movecr.ms
diff --git a/sim/testsuite/sim/cris/asm/movecrt10.ms b/sim/testsuite/cris/asm/movecrt10.ms
index d965bbc2279..d965bbc2279 100644
--- a/sim/testsuite/sim/cris/asm/movecrt10.ms
+++ b/sim/testsuite/cris/asm/movecrt10.ms
diff --git a/sim/testsuite/sim/cris/asm/movecrt32.ms b/sim/testsuite/cris/asm/movecrt32.ms
index 75833a400a2..75833a400a2 100644
--- a/sim/testsuite/sim/cris/asm/movecrt32.ms
+++ b/sim/testsuite/cris/asm/movecrt32.ms
diff --git a/sim/testsuite/sim/cris/asm/movect10.ms b/sim/testsuite/cris/asm/movect10.ms
index f1e3229ed12..f1e3229ed12 100644
--- a/sim/testsuite/sim/cris/asm/movect10.ms
+++ b/sim/testsuite/cris/asm/movect10.ms
diff --git a/sim/testsuite/sim/cris/asm/movei.ms b/sim/testsuite/cris/asm/movei.ms
index 8d55ae1cb68..8d55ae1cb68 100644
--- a/sim/testsuite/sim/cris/asm/movei.ms
+++ b/sim/testsuite/cris/asm/movei.ms
diff --git a/sim/testsuite/sim/cris/asm/movempc.ms b/sim/testsuite/cris/asm/movempc.ms
index cbbfcc1725f..cbbfcc1725f 100644
--- a/sim/testsuite/sim/cris/asm/movempc.ms
+++ b/sim/testsuite/cris/asm/movempc.ms
diff --git a/sim/testsuite/sim/cris/asm/movemr.ms b/sim/testsuite/cris/asm/movemr.ms
index 02f0085f770..02f0085f770 100644
--- a/sim/testsuite/sim/cris/asm/movemr.ms
+++ b/sim/testsuite/cris/asm/movemr.ms
diff --git a/sim/testsuite/sim/cris/asm/movemrv10.ms b/sim/testsuite/cris/asm/movemrv10.ms
index 9fbb878c572..9fbb878c572 100644
--- a/sim/testsuite/sim/cris/asm/movemrv10.ms
+++ b/sim/testsuite/cris/asm/movemrv10.ms
diff --git a/sim/testsuite/sim/cris/asm/movemrv32.ms b/sim/testsuite/cris/asm/movemrv32.ms
index 15fcd4cf31b..15fcd4cf31b 100644
--- a/sim/testsuite/sim/cris/asm/movemrv32.ms
+++ b/sim/testsuite/cris/asm/movemrv32.ms
diff --git a/sim/testsuite/sim/cris/asm/movepcb.ms b/sim/testsuite/cris/asm/movepcb.ms
index b06932e5793..b06932e5793 100644
--- a/sim/testsuite/sim/cris/asm/movepcb.ms
+++ b/sim/testsuite/cris/asm/movepcb.ms
diff --git a/sim/testsuite/sim/cris/asm/movepcd.ms b/sim/testsuite/cris/asm/movepcd.ms
index 2ed0060c257..2ed0060c257 100644
--- a/sim/testsuite/sim/cris/asm/movepcd.ms
+++ b/sim/testsuite/cris/asm/movepcd.ms
diff --git a/sim/testsuite/sim/cris/asm/movepcw.ms b/sim/testsuite/cris/asm/movepcw.ms
index 0f3b6a2e3b7..0f3b6a2e3b7 100644
--- a/sim/testsuite/sim/cris/asm/movepcw.ms
+++ b/sim/testsuite/cris/asm/movepcw.ms
diff --git a/sim/testsuite/sim/cris/asm/moveq.ms b/sim/testsuite/cris/asm/moveq.ms
index 121cbda9d7e..121cbda9d7e 100644
--- a/sim/testsuite/sim/cris/asm/moveq.ms
+++ b/sim/testsuite/cris/asm/moveq.ms
diff --git a/sim/testsuite/sim/cris/asm/moveqpc.ms b/sim/testsuite/cris/asm/moveqpc.ms
index d5e856b3024..d5e856b3024 100644
--- a/sim/testsuite/sim/cris/asm/moveqpc.ms
+++ b/sim/testsuite/cris/asm/moveqpc.ms
diff --git a/sim/testsuite/sim/cris/asm/mover.ms b/sim/testsuite/cris/asm/mover.ms
index 41a64749151..41a64749151 100644
--- a/sim/testsuite/sim/cris/asm/mover.ms
+++ b/sim/testsuite/cris/asm/mover.ms
diff --git a/sim/testsuite/sim/cris/asm/moverbpc.ms b/sim/testsuite/cris/asm/moverbpc.ms
index b5ea388e842..b5ea388e842 100644
--- a/sim/testsuite/sim/cris/asm/moverbpc.ms
+++ b/sim/testsuite/cris/asm/moverbpc.ms
diff --git a/sim/testsuite/sim/cris/asm/moverdpc.ms b/sim/testsuite/cris/asm/moverdpc.ms
index b5ea388e842..b5ea388e842 100644
--- a/sim/testsuite/sim/cris/asm/moverdpc.ms
+++ b/sim/testsuite/cris/asm/moverdpc.ms
diff --git a/sim/testsuite/sim/cris/asm/moverm.ms b/sim/testsuite/cris/asm/moverm.ms
index be8126f3440..be8126f3440 100644
--- a/sim/testsuite/sim/cris/asm/moverm.ms
+++ b/sim/testsuite/cris/asm/moverm.ms
diff --git a/sim/testsuite/sim/cris/asm/moverpcb.ms b/sim/testsuite/cris/asm/moverpcb.ms
index 13e04b16011..13e04b16011 100644
--- a/sim/testsuite/sim/cris/asm/moverpcb.ms
+++ b/sim/testsuite/cris/asm/moverpcb.ms
diff --git a/sim/testsuite/sim/cris/asm/moverpcd.ms b/sim/testsuite/cris/asm/moverpcd.ms
index b7a54ea547d..b7a54ea547d 100644
--- a/sim/testsuite/sim/cris/asm/moverpcd.ms
+++ b/sim/testsuite/cris/asm/moverpcd.ms
diff --git a/sim/testsuite/sim/cris/asm/moverpcw.ms b/sim/testsuite/cris/asm/moverpcw.ms
index 9b8f92984e1..9b8f92984e1 100644
--- a/sim/testsuite/sim/cris/asm/moverpcw.ms
+++ b/sim/testsuite/cris/asm/moverpcw.ms
diff --git a/sim/testsuite/sim/cris/asm/moverwpc.ms b/sim/testsuite/cris/asm/moverwpc.ms
index b5ea388e842..b5ea388e842 100644
--- a/sim/testsuite/sim/cris/asm/moverwpc.ms
+++ b/sim/testsuite/cris/asm/moverwpc.ms
diff --git a/sim/testsuite/sim/cris/asm/movesmp.ms b/sim/testsuite/cris/asm/movesmp.ms
index a85dfc8f85b..a85dfc8f85b 100644
--- a/sim/testsuite/sim/cris/asm/movesmp.ms
+++ b/sim/testsuite/cris/asm/movesmp.ms
diff --git a/sim/testsuite/sim/cris/asm/movmp.ms b/sim/testsuite/cris/asm/movmp.ms
index d864692cefc..d864692cefc 100644
--- a/sim/testsuite/sim/cris/asm/movmp.ms
+++ b/sim/testsuite/cris/asm/movmp.ms
diff --git a/sim/testsuite/sim/cris/asm/movmp8.ms b/sim/testsuite/cris/asm/movmp8.ms
index ffb3854c02e..ffb3854c02e 100644
--- a/sim/testsuite/sim/cris/asm/movmp8.ms
+++ b/sim/testsuite/cris/asm/movmp8.ms
diff --git a/sim/testsuite/sim/cris/asm/movpmv10.ms b/sim/testsuite/cris/asm/movpmv10.ms
index 72dcee739dc..72dcee739dc 100644
--- a/sim/testsuite/sim/cris/asm/movpmv10.ms
+++ b/sim/testsuite/cris/asm/movpmv10.ms
diff --git a/sim/testsuite/sim/cris/asm/movpmv32.ms b/sim/testsuite/cris/asm/movpmv32.ms
index 6d173382a5b..6d173382a5b 100644
--- a/sim/testsuite/sim/cris/asm/movpmv32.ms
+++ b/sim/testsuite/cris/asm/movpmv32.ms
diff --git a/sim/testsuite/sim/cris/asm/movppc.ms b/sim/testsuite/cris/asm/movppc.ms
index ee7e8d140ad..ee7e8d140ad 100644
--- a/sim/testsuite/sim/cris/asm/movppc.ms
+++ b/sim/testsuite/cris/asm/movppc.ms
diff --git a/sim/testsuite/sim/cris/asm/movpr.ms b/sim/testsuite/cris/asm/movpr.ms
index 4279a732d5a..4279a732d5a 100644
--- a/sim/testsuite/sim/cris/asm/movpr.ms
+++ b/sim/testsuite/cris/asm/movpr.ms
diff --git a/sim/testsuite/sim/cris/asm/movprv10.ms b/sim/testsuite/cris/asm/movprv10.ms
index 29a10b599f1..29a10b599f1 100644
--- a/sim/testsuite/sim/cris/asm/movprv10.ms
+++ b/sim/testsuite/cris/asm/movprv10.ms
diff --git a/sim/testsuite/sim/cris/asm/movprv32.ms b/sim/testsuite/cris/asm/movprv32.ms
index 5a2f4dd2d67..5a2f4dd2d67 100644
--- a/sim/testsuite/sim/cris/asm/movprv32.ms
+++ b/sim/testsuite/cris/asm/movprv32.ms
diff --git a/sim/testsuite/sim/cris/asm/movrss.ms b/sim/testsuite/cris/asm/movrss.ms
index 42305f9d6a7..42305f9d6a7 100644
--- a/sim/testsuite/sim/cris/asm/movrss.ms
+++ b/sim/testsuite/cris/asm/movrss.ms
diff --git a/sim/testsuite/sim/cris/asm/movscpc.ms b/sim/testsuite/cris/asm/movscpc.ms
index 98618966f0f..98618966f0f 100644
--- a/sim/testsuite/sim/cris/asm/movscpc.ms
+++ b/sim/testsuite/cris/asm/movscpc.ms
diff --git a/sim/testsuite/sim/cris/asm/movscr.ms b/sim/testsuite/cris/asm/movscr.ms
index 457cca8979e..457cca8979e 100644
--- a/sim/testsuite/sim/cris/asm/movscr.ms
+++ b/sim/testsuite/cris/asm/movscr.ms
diff --git a/sim/testsuite/sim/cris/asm/movsm.ms b/sim/testsuite/cris/asm/movsm.ms
index 59973d1f352..59973d1f352 100644
--- a/sim/testsuite/sim/cris/asm/movsm.ms
+++ b/sim/testsuite/cris/asm/movsm.ms
diff --git a/sim/testsuite/sim/cris/asm/movsmpc.ms b/sim/testsuite/cris/asm/movsmpc.ms
index 95f40ad0ac3..95f40ad0ac3 100644
--- a/sim/testsuite/sim/cris/asm/movsmpc.ms
+++ b/sim/testsuite/cris/asm/movsmpc.ms
diff --git a/sim/testsuite/sim/cris/asm/movsr.ms b/sim/testsuite/cris/asm/movsr.ms
index 283975fac64..283975fac64 100644
--- a/sim/testsuite/sim/cris/asm/movsr.ms
+++ b/sim/testsuite/cris/asm/movsr.ms
diff --git a/sim/testsuite/sim/cris/asm/movsrpc.ms b/sim/testsuite/cris/asm/movsrpc.ms
index 6971e378338..6971e378338 100644
--- a/sim/testsuite/sim/cris/asm/movsrpc.ms
+++ b/sim/testsuite/cris/asm/movsrpc.ms
diff --git a/sim/testsuite/sim/cris/asm/movssr.ms b/sim/testsuite/cris/asm/movssr.ms
index 79e4fbd6f6c..79e4fbd6f6c 100644
--- a/sim/testsuite/sim/cris/asm/movssr.ms
+++ b/sim/testsuite/cris/asm/movssr.ms
diff --git a/sim/testsuite/sim/cris/asm/movucpc.ms b/sim/testsuite/cris/asm/movucpc.ms
index aec82d1ade1..aec82d1ade1 100644
--- a/sim/testsuite/sim/cris/asm/movucpc.ms
+++ b/sim/testsuite/cris/asm/movucpc.ms
diff --git a/sim/testsuite/sim/cris/asm/movucr.ms b/sim/testsuite/cris/asm/movucr.ms
index 7508ff8c64b..7508ff8c64b 100644
--- a/sim/testsuite/sim/cris/asm/movucr.ms
+++ b/sim/testsuite/cris/asm/movucr.ms
diff --git a/sim/testsuite/sim/cris/asm/movum.ms b/sim/testsuite/cris/asm/movum.ms
index c6ea625fd74..c6ea625fd74 100644
--- a/sim/testsuite/sim/cris/asm/movum.ms
+++ b/sim/testsuite/cris/asm/movum.ms
diff --git a/sim/testsuite/sim/cris/asm/movumpc.ms b/sim/testsuite/cris/asm/movumpc.ms
index 9bfc492d3f0..9bfc492d3f0 100644
--- a/sim/testsuite/sim/cris/asm/movumpc.ms
+++ b/sim/testsuite/cris/asm/movumpc.ms
diff --git a/sim/testsuite/sim/cris/asm/movur.ms b/sim/testsuite/cris/asm/movur.ms
index a46d54de16d..a46d54de16d 100644
--- a/sim/testsuite/sim/cris/asm/movur.ms
+++ b/sim/testsuite/cris/asm/movur.ms
diff --git a/sim/testsuite/sim/cris/asm/movurpc.ms b/sim/testsuite/cris/asm/movurpc.ms
index 3d7511076c6..3d7511076c6 100644
--- a/sim/testsuite/sim/cris/asm/movurpc.ms
+++ b/sim/testsuite/cris/asm/movurpc.ms
diff --git a/sim/testsuite/sim/cris/asm/mstep.ms b/sim/testsuite/cris/asm/mstep.ms
index 74aa20d78cd..74aa20d78cd 100644
--- a/sim/testsuite/sim/cris/asm/mstep.ms
+++ b/sim/testsuite/cris/asm/mstep.ms
diff --git a/sim/testsuite/sim/cris/asm/msteppc1.ms b/sim/testsuite/cris/asm/msteppc1.ms
index d21ffd77e1d..d21ffd77e1d 100644
--- a/sim/testsuite/sim/cris/asm/msteppc1.ms
+++ b/sim/testsuite/cris/asm/msteppc1.ms
diff --git a/sim/testsuite/sim/cris/asm/msteppc2.ms b/sim/testsuite/cris/asm/msteppc2.ms
index 69bfbaf0e71..69bfbaf0e71 100644
--- a/sim/testsuite/sim/cris/asm/msteppc2.ms
+++ b/sim/testsuite/cris/asm/msteppc2.ms
diff --git a/sim/testsuite/sim/cris/asm/msteppc3.ms b/sim/testsuite/cris/asm/msteppc3.ms
index 09e87a32494..09e87a32494 100644
--- a/sim/testsuite/sim/cris/asm/msteppc3.ms
+++ b/sim/testsuite/cris/asm/msteppc3.ms
diff --git a/sim/testsuite/sim/cris/asm/mulv10.ms b/sim/testsuite/cris/asm/mulv10.ms
index 43511f7ad9b..43511f7ad9b 100644
--- a/sim/testsuite/sim/cris/asm/mulv10.ms
+++ b/sim/testsuite/cris/asm/mulv10.ms
diff --git a/sim/testsuite/sim/cris/asm/mulv32.ms b/sim/testsuite/cris/asm/mulv32.ms
index 6d2edcb3115..6d2edcb3115 100644
--- a/sim/testsuite/sim/cris/asm/mulv32.ms
+++ b/sim/testsuite/cris/asm/mulv32.ms
diff --git a/sim/testsuite/sim/cris/asm/mulx.ms b/sim/testsuite/cris/asm/mulx.ms
index 1fc62619d01..1fc62619d01 100644
--- a/sim/testsuite/sim/cris/asm/mulx.ms
+++ b/sim/testsuite/cris/asm/mulx.ms
diff --git a/sim/testsuite/sim/cris/asm/neg.ms b/sim/testsuite/cris/asm/neg.ms
index 0a922a6cfc0..0a922a6cfc0 100644
--- a/sim/testsuite/sim/cris/asm/neg.ms
+++ b/sim/testsuite/cris/asm/neg.ms
diff --git a/sim/testsuite/sim/cris/asm/nonvcv32.ms b/sim/testsuite/cris/asm/nonvcv32.ms
index 98af36701ff..98af36701ff 100644
--- a/sim/testsuite/sim/cris/asm/nonvcv32.ms
+++ b/sim/testsuite/cris/asm/nonvcv32.ms
diff --git a/sim/testsuite/sim/cris/asm/nopv10t.ms b/sim/testsuite/cris/asm/nopv10t.ms
index d96eaf09b51..d96eaf09b51 100644
--- a/sim/testsuite/sim/cris/asm/nopv10t.ms
+++ b/sim/testsuite/cris/asm/nopv10t.ms
diff --git a/sim/testsuite/sim/cris/asm/nopv32t.ms b/sim/testsuite/cris/asm/nopv32t.ms
index 794d19b45b5..794d19b45b5 100644
--- a/sim/testsuite/sim/cris/asm/nopv32t.ms
+++ b/sim/testsuite/cris/asm/nopv32t.ms
diff --git a/sim/testsuite/sim/cris/asm/nopv32t2.ms b/sim/testsuite/cris/asm/nopv32t2.ms
index 760a53936fd..760a53936fd 100644
--- a/sim/testsuite/sim/cris/asm/nopv32t2.ms
+++ b/sim/testsuite/cris/asm/nopv32t2.ms
diff --git a/sim/testsuite/sim/cris/asm/nopv32t3.ms b/sim/testsuite/cris/asm/nopv32t3.ms
index d8b2351a190..d8b2351a190 100644
--- a/sim/testsuite/sim/cris/asm/nopv32t3.ms
+++ b/sim/testsuite/cris/asm/nopv32t3.ms
diff --git a/sim/testsuite/sim/cris/asm/nopv32t4.ms b/sim/testsuite/cris/asm/nopv32t4.ms
index 98f336b52dc..98f336b52dc 100644
--- a/sim/testsuite/sim/cris/asm/nopv32t4.ms
+++ b/sim/testsuite/cris/asm/nopv32t4.ms
diff --git a/sim/testsuite/sim/cris/asm/not.ms b/sim/testsuite/cris/asm/not.ms
index 4416bbc632c..4416bbc632c 100644
--- a/sim/testsuite/sim/cris/asm/not.ms
+++ b/sim/testsuite/cris/asm/not.ms
diff --git a/sim/testsuite/sim/cris/asm/op3.ms b/sim/testsuite/cris/asm/op3.ms
index 05e974cf091..05e974cf091 100644
--- a/sim/testsuite/sim/cris/asm/op3.ms
+++ b/sim/testsuite/cris/asm/op3.ms
diff --git a/sim/testsuite/sim/cris/asm/opterr1.ms b/sim/testsuite/cris/asm/opterr1.ms
index 409f58b0c9d..409f58b0c9d 100644
--- a/sim/testsuite/sim/cris/asm/opterr1.ms
+++ b/sim/testsuite/cris/asm/opterr1.ms
diff --git a/sim/testsuite/sim/cris/asm/opterr2.ms b/sim/testsuite/cris/asm/opterr2.ms
index 084d61ec58e..084d61ec58e 100644
--- a/sim/testsuite/sim/cris/asm/opterr2.ms
+++ b/sim/testsuite/cris/asm/opterr2.ms
diff --git a/sim/testsuite/sim/cris/asm/opterr3.ms b/sim/testsuite/cris/asm/opterr3.ms
index 8d602be2e6c..8d602be2e6c 100644
--- a/sim/testsuite/sim/cris/asm/opterr3.ms
+++ b/sim/testsuite/cris/asm/opterr3.ms
diff --git a/sim/testsuite/sim/cris/asm/opterr4.ms b/sim/testsuite/cris/asm/opterr4.ms
index a4ffc6bdd7e..a4ffc6bdd7e 100644
--- a/sim/testsuite/sim/cris/asm/opterr4.ms
+++ b/sim/testsuite/cris/asm/opterr4.ms
diff --git a/sim/testsuite/sim/cris/asm/opterr5.ms b/sim/testsuite/cris/asm/opterr5.ms
index 3d1b591c18c..3d1b591c18c 100644
--- a/sim/testsuite/sim/cris/asm/opterr5.ms
+++ b/sim/testsuite/cris/asm/opterr5.ms
diff --git a/sim/testsuite/sim/cris/asm/option1.ms b/sim/testsuite/cris/asm/option1.ms
index 387a01ffdd0..387a01ffdd0 100644
--- a/sim/testsuite/sim/cris/asm/option1.ms
+++ b/sim/testsuite/cris/asm/option1.ms
diff --git a/sim/testsuite/sim/cris/asm/option2.ms b/sim/testsuite/cris/asm/option2.ms
index 4ac6a86706b..4ac6a86706b 100644
--- a/sim/testsuite/sim/cris/asm/option2.ms
+++ b/sim/testsuite/cris/asm/option2.ms
diff --git a/sim/testsuite/sim/cris/asm/option3.ms b/sim/testsuite/cris/asm/option3.ms
index 75ddb446318..75ddb446318 100644
--- a/sim/testsuite/sim/cris/asm/option3.ms
+++ b/sim/testsuite/cris/asm/option3.ms
diff --git a/sim/testsuite/sim/cris/asm/option4.ms b/sim/testsuite/cris/asm/option4.ms
index e0bc6917854..e0bc6917854 100644
--- a/sim/testsuite/sim/cris/asm/option4.ms
+++ b/sim/testsuite/cris/asm/option4.ms
diff --git a/sim/testsuite/sim/cris/asm/orc.ms b/sim/testsuite/cris/asm/orc.ms
index d8fbe700f7a..d8fbe700f7a 100644
--- a/sim/testsuite/sim/cris/asm/orc.ms
+++ b/sim/testsuite/cris/asm/orc.ms
diff --git a/sim/testsuite/sim/cris/asm/orm.ms b/sim/testsuite/cris/asm/orm.ms
index f2bdaae255e..f2bdaae255e 100644
--- a/sim/testsuite/sim/cris/asm/orm.ms
+++ b/sim/testsuite/cris/asm/orm.ms
diff --git a/sim/testsuite/sim/cris/asm/orq.ms b/sim/testsuite/cris/asm/orq.ms
index 905a9612d03..905a9612d03 100644
--- a/sim/testsuite/sim/cris/asm/orq.ms
+++ b/sim/testsuite/cris/asm/orq.ms
diff --git a/sim/testsuite/sim/cris/asm/orr.ms b/sim/testsuite/cris/asm/orr.ms
index 54d033b68bb..54d033b68bb 100644
--- a/sim/testsuite/sim/cris/asm/orr.ms
+++ b/sim/testsuite/cris/asm/orr.ms
diff --git a/sim/testsuite/sim/cris/asm/pcplus.ms b/sim/testsuite/cris/asm/pcplus.ms
index 99cd46af9e5..99cd46af9e5 100644
--- a/sim/testsuite/sim/cris/asm/pcplus.ms
+++ b/sim/testsuite/cris/asm/pcplus.ms
diff --git a/sim/testsuite/sim/cris/asm/pid1.ms b/sim/testsuite/cris/asm/pid1.ms
index 16e3489e152..16e3489e152 100644
--- a/sim/testsuite/sim/cris/asm/pid1.ms
+++ b/sim/testsuite/cris/asm/pid1.ms
diff --git a/sim/testsuite/sim/cris/asm/raw1.ms b/sim/testsuite/cris/asm/raw1.ms
index fd2fcb20f6b..fd2fcb20f6b 100644
--- a/sim/testsuite/sim/cris/asm/raw1.ms
+++ b/sim/testsuite/cris/asm/raw1.ms
diff --git a/sim/testsuite/sim/cris/asm/raw10.ms b/sim/testsuite/cris/asm/raw10.ms
index a9faee94d7c..a9faee94d7c 100644
--- a/sim/testsuite/sim/cris/asm/raw10.ms
+++ b/sim/testsuite/cris/asm/raw10.ms
diff --git a/sim/testsuite/sim/cris/asm/raw11.ms b/sim/testsuite/cris/asm/raw11.ms
index 38bf2744228..38bf2744228 100644
--- a/sim/testsuite/sim/cris/asm/raw11.ms
+++ b/sim/testsuite/cris/asm/raw11.ms
diff --git a/sim/testsuite/sim/cris/asm/raw12.ms b/sim/testsuite/cris/asm/raw12.ms
index d8ffa458d1b..d8ffa458d1b 100644
--- a/sim/testsuite/sim/cris/asm/raw12.ms
+++ b/sim/testsuite/cris/asm/raw12.ms
diff --git a/sim/testsuite/sim/cris/asm/raw13.ms b/sim/testsuite/cris/asm/raw13.ms
index e5e2e525dda..e5e2e525dda 100644
--- a/sim/testsuite/sim/cris/asm/raw13.ms
+++ b/sim/testsuite/cris/asm/raw13.ms
diff --git a/sim/testsuite/sim/cris/asm/raw14.ms b/sim/testsuite/cris/asm/raw14.ms
index f08632869a5..f08632869a5 100644
--- a/sim/testsuite/sim/cris/asm/raw14.ms
+++ b/sim/testsuite/cris/asm/raw14.ms
diff --git a/sim/testsuite/sim/cris/asm/raw15.ms b/sim/testsuite/cris/asm/raw15.ms
index 3f490675f18..3f490675f18 100644
--- a/sim/testsuite/sim/cris/asm/raw15.ms
+++ b/sim/testsuite/cris/asm/raw15.ms
diff --git a/sim/testsuite/sim/cris/asm/raw16.ms b/sim/testsuite/cris/asm/raw16.ms
index 07977cc29ae..07977cc29ae 100644
--- a/sim/testsuite/sim/cris/asm/raw16.ms
+++ b/sim/testsuite/cris/asm/raw16.ms
diff --git a/sim/testsuite/sim/cris/asm/raw17.ms b/sim/testsuite/cris/asm/raw17.ms
index 07d18c597c8..07d18c597c8 100644
--- a/sim/testsuite/sim/cris/asm/raw17.ms
+++ b/sim/testsuite/cris/asm/raw17.ms
diff --git a/sim/testsuite/sim/cris/asm/raw2.ms b/sim/testsuite/cris/asm/raw2.ms
index cbbc47d3265..cbbc47d3265 100644
--- a/sim/testsuite/sim/cris/asm/raw2.ms
+++ b/sim/testsuite/cris/asm/raw2.ms
diff --git a/sim/testsuite/sim/cris/asm/raw3.ms b/sim/testsuite/cris/asm/raw3.ms
index 1c9a86b323a..1c9a86b323a 100644
--- a/sim/testsuite/sim/cris/asm/raw3.ms
+++ b/sim/testsuite/cris/asm/raw3.ms
diff --git a/sim/testsuite/sim/cris/asm/raw4.ms b/sim/testsuite/cris/asm/raw4.ms
index 75a77e9a836..75a77e9a836 100644
--- a/sim/testsuite/sim/cris/asm/raw4.ms
+++ b/sim/testsuite/cris/asm/raw4.ms
diff --git a/sim/testsuite/sim/cris/asm/raw5.ms b/sim/testsuite/cris/asm/raw5.ms
index 670e143b151..670e143b151 100644
--- a/sim/testsuite/sim/cris/asm/raw5.ms
+++ b/sim/testsuite/cris/asm/raw5.ms
diff --git a/sim/testsuite/sim/cris/asm/raw6.ms b/sim/testsuite/cris/asm/raw6.ms
index d6e66364212..d6e66364212 100644
--- a/sim/testsuite/sim/cris/asm/raw6.ms
+++ b/sim/testsuite/cris/asm/raw6.ms
diff --git a/sim/testsuite/sim/cris/asm/raw7.ms b/sim/testsuite/cris/asm/raw7.ms
index 99da5f7b398..99da5f7b398 100644
--- a/sim/testsuite/sim/cris/asm/raw7.ms
+++ b/sim/testsuite/cris/asm/raw7.ms
diff --git a/sim/testsuite/sim/cris/asm/raw8.ms b/sim/testsuite/cris/asm/raw8.ms
index 8e42b9513b4..8e42b9513b4 100644
--- a/sim/testsuite/sim/cris/asm/raw8.ms
+++ b/sim/testsuite/cris/asm/raw8.ms
diff --git a/sim/testsuite/sim/cris/asm/raw9.ms b/sim/testsuite/cris/asm/raw9.ms
index 5c3881e9c35..5c3881e9c35 100644
--- a/sim/testsuite/sim/cris/asm/raw9.ms
+++ b/sim/testsuite/cris/asm/raw9.ms
diff --git a/sim/testsuite/sim/cris/asm/ret.ms b/sim/testsuite/cris/asm/ret.ms
index 578c5e1cba4..578c5e1cba4 100644
--- a/sim/testsuite/sim/cris/asm/ret.ms
+++ b/sim/testsuite/cris/asm/ret.ms
diff --git a/sim/testsuite/sim/cris/asm/rfe.ms b/sim/testsuite/cris/asm/rfe.ms
index 8d53778501f..8d53778501f 100644
--- a/sim/testsuite/sim/cris/asm/rfe.ms
+++ b/sim/testsuite/cris/asm/rfe.ms
diff --git a/sim/testsuite/sim/cris/asm/rfg.ms b/sim/testsuite/cris/asm/rfg.ms
index aa664b28e5b..aa664b28e5b 100644
--- a/sim/testsuite/sim/cris/asm/rfg.ms
+++ b/sim/testsuite/cris/asm/rfg.ms
diff --git a/sim/testsuite/sim/cris/asm/rfn.ms b/sim/testsuite/cris/asm/rfn.ms
index 8f12530069a..8f12530069a 100644
--- a/sim/testsuite/sim/cris/asm/rfn.ms
+++ b/sim/testsuite/cris/asm/rfn.ms
diff --git a/sim/testsuite/sim/cris/asm/sbfs.ms b/sim/testsuite/cris/asm/sbfs.ms
index 5714b5237c6..5714b5237c6 100644
--- a/sim/testsuite/sim/cris/asm/sbfs.ms
+++ b/sim/testsuite/cris/asm/sbfs.ms
diff --git a/sim/testsuite/sim/cris/asm/scc.ms b/sim/testsuite/cris/asm/scc.ms
index 5925f8ab764..5925f8ab764 100644
--- a/sim/testsuite/sim/cris/asm/scc.ms
+++ b/sim/testsuite/cris/asm/scc.ms
diff --git a/sim/testsuite/sim/cris/asm/sfe.ms b/sim/testsuite/cris/asm/sfe.ms
index b4b8e7c6b03..b4b8e7c6b03 100644
--- a/sim/testsuite/sim/cris/asm/sfe.ms
+++ b/sim/testsuite/cris/asm/sfe.ms
diff --git a/sim/testsuite/sim/cris/asm/subc.ms b/sim/testsuite/cris/asm/subc.ms
index 35d4e84ac0f..35d4e84ac0f 100644
--- a/sim/testsuite/sim/cris/asm/subc.ms
+++ b/sim/testsuite/cris/asm/subc.ms
diff --git a/sim/testsuite/sim/cris/asm/subm.ms b/sim/testsuite/cris/asm/subm.ms
index d84f34ada67..d84f34ada67 100644
--- a/sim/testsuite/sim/cris/asm/subm.ms
+++ b/sim/testsuite/cris/asm/subm.ms
diff --git a/sim/testsuite/sim/cris/asm/subq.ms b/sim/testsuite/cris/asm/subq.ms
index 7b09267829e..7b09267829e 100644
--- a/sim/testsuite/sim/cris/asm/subq.ms
+++ b/sim/testsuite/cris/asm/subq.ms
diff --git a/sim/testsuite/sim/cris/asm/subqpc.ms b/sim/testsuite/cris/asm/subqpc.ms
index e2679a3e421..e2679a3e421 100644
--- a/sim/testsuite/sim/cris/asm/subqpc.ms
+++ b/sim/testsuite/cris/asm/subqpc.ms
diff --git a/sim/testsuite/sim/cris/asm/subr.ms b/sim/testsuite/cris/asm/subr.ms
index ea77b77b913..ea77b77b913 100644
--- a/sim/testsuite/sim/cris/asm/subr.ms
+++ b/sim/testsuite/cris/asm/subr.ms
diff --git a/sim/testsuite/sim/cris/asm/subxc.ms b/sim/testsuite/cris/asm/subxc.ms
index bd76adb0265..bd76adb0265 100644
--- a/sim/testsuite/sim/cris/asm/subxc.ms
+++ b/sim/testsuite/cris/asm/subxc.ms
diff --git a/sim/testsuite/sim/cris/asm/subxm.ms b/sim/testsuite/cris/asm/subxm.ms
index a4537d15a9a..a4537d15a9a 100644
--- a/sim/testsuite/sim/cris/asm/subxm.ms
+++ b/sim/testsuite/cris/asm/subxm.ms
diff --git a/sim/testsuite/sim/cris/asm/subxr.ms b/sim/testsuite/cris/asm/subxr.ms
index e894596dc6d..e894596dc6d 100644
--- a/sim/testsuite/sim/cris/asm/subxr.ms
+++ b/sim/testsuite/cris/asm/subxr.ms
diff --git a/sim/testsuite/sim/cris/asm/swap.ms b/sim/testsuite/cris/asm/swap.ms
index de7ca495a7c..de7ca495a7c 100644
--- a/sim/testsuite/sim/cris/asm/swap.ms
+++ b/sim/testsuite/cris/asm/swap.ms
diff --git a/sim/testsuite/sim/cris/asm/tb.ms b/sim/testsuite/cris/asm/tb.ms
index eb6eaf9afbd..eb6eaf9afbd 100644
--- a/sim/testsuite/sim/cris/asm/tb.ms
+++ b/sim/testsuite/cris/asm/tb.ms
diff --git a/sim/testsuite/sim/cris/asm/test.ms b/sim/testsuite/cris/asm/test.ms
index 93c4f591f40..93c4f591f40 100644
--- a/sim/testsuite/sim/cris/asm/test.ms
+++ b/sim/testsuite/cris/asm/test.ms
diff --git a/sim/testsuite/sim/cris/asm/testutils.inc b/sim/testsuite/cris/asm/testutils.inc
index 962f4fc9734..962f4fc9734 100644
--- a/sim/testsuite/sim/cris/asm/testutils.inc
+++ b/sim/testsuite/cris/asm/testutils.inc
diff --git a/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms b/sim/testsuite/cris/asm/tjmpsrv32-2.ms
index dee0b2913e4..dee0b2913e4 100644
--- a/sim/testsuite/sim/cris/asm/tjmpsrv32-2.ms
+++ b/sim/testsuite/cris/asm/tjmpsrv32-2.ms
diff --git a/sim/testsuite/sim/cris/asm/tjmpsrv32.ms b/sim/testsuite/cris/asm/tjmpsrv32.ms
index 1781c4f0613..1781c4f0613 100644
--- a/sim/testsuite/sim/cris/asm/tjmpsrv32.ms
+++ b/sim/testsuite/cris/asm/tjmpsrv32.ms
diff --git a/sim/testsuite/sim/cris/asm/tjsrcv10.ms b/sim/testsuite/cris/asm/tjsrcv10.ms
index 3bc694648b8..3bc694648b8 100644
--- a/sim/testsuite/sim/cris/asm/tjsrcv10.ms
+++ b/sim/testsuite/cris/asm/tjsrcv10.ms
diff --git a/sim/testsuite/sim/cris/asm/tjsrcv32.ms b/sim/testsuite/cris/asm/tjsrcv32.ms
index a777f01bda6..a777f01bda6 100644
--- a/sim/testsuite/sim/cris/asm/tjsrcv32.ms
+++ b/sim/testsuite/cris/asm/tjsrcv32.ms
diff --git a/sim/testsuite/sim/cris/asm/tmemv10.ms b/sim/testsuite/cris/asm/tmemv10.ms
index 40b32a9206d..40b32a9206d 100644
--- a/sim/testsuite/sim/cris/asm/tmemv10.ms
+++ b/sim/testsuite/cris/asm/tmemv10.ms
diff --git a/sim/testsuite/sim/cris/asm/tmemv32.ms b/sim/testsuite/cris/asm/tmemv32.ms
index 81ce21162a9..81ce21162a9 100644
--- a/sim/testsuite/sim/cris/asm/tmemv32.ms
+++ b/sim/testsuite/cris/asm/tmemv32.ms
diff --git a/sim/testsuite/sim/cris/asm/tmulv10.ms b/sim/testsuite/cris/asm/tmulv10.ms
index 3d855a2796b..3d855a2796b 100644
--- a/sim/testsuite/sim/cris/asm/tmulv10.ms
+++ b/sim/testsuite/cris/asm/tmulv10.ms
diff --git a/sim/testsuite/sim/cris/asm/tmulv32.ms b/sim/testsuite/cris/asm/tmulv32.ms
index 3326054e59d..3326054e59d 100644
--- a/sim/testsuite/sim/cris/asm/tmulv32.ms
+++ b/sim/testsuite/cris/asm/tmulv32.ms
diff --git a/sim/testsuite/sim/cris/asm/tmvm1.ms b/sim/testsuite/cris/asm/tmvm1.ms
index c1c925d0dd1..c1c925d0dd1 100644
--- a/sim/testsuite/sim/cris/asm/tmvm1.ms
+++ b/sim/testsuite/cris/asm/tmvm1.ms
diff --git a/sim/testsuite/sim/cris/asm/tmvm2.ms b/sim/testsuite/cris/asm/tmvm2.ms
index 176d3ccfe6a..176d3ccfe6a 100644
--- a/sim/testsuite/sim/cris/asm/tmvm2.ms
+++ b/sim/testsuite/cris/asm/tmvm2.ms
diff --git a/sim/testsuite/sim/cris/asm/tmvmrv10.ms b/sim/testsuite/cris/asm/tmvmrv10.ms
index 66b9b1fe983..66b9b1fe983 100644
--- a/sim/testsuite/sim/cris/asm/tmvmrv10.ms
+++ b/sim/testsuite/cris/asm/tmvmrv10.ms
diff --git a/sim/testsuite/sim/cris/asm/tmvmrv32.ms b/sim/testsuite/cris/asm/tmvmrv32.ms
index 0501747e84b..0501747e84b 100644
--- a/sim/testsuite/sim/cris/asm/tmvmrv32.ms
+++ b/sim/testsuite/cris/asm/tmvmrv32.ms
diff --git a/sim/testsuite/sim/cris/asm/tmvrmv10.ms b/sim/testsuite/cris/asm/tmvrmv10.ms
index c782997530d..c782997530d 100644
--- a/sim/testsuite/sim/cris/asm/tmvrmv10.ms
+++ b/sim/testsuite/cris/asm/tmvrmv10.ms
diff --git a/sim/testsuite/sim/cris/asm/tmvrmv32.ms b/sim/testsuite/cris/asm/tmvrmv32.ms
index 339ab20b18b..339ab20b18b 100644
--- a/sim/testsuite/sim/cris/asm/tmvrmv32.ms
+++ b/sim/testsuite/cris/asm/tmvrmv32.ms
diff --git a/sim/testsuite/sim/cris/asm/user.ms b/sim/testsuite/cris/asm/user.ms
index f6115bbeec3..f6115bbeec3 100644
--- a/sim/testsuite/sim/cris/asm/user.ms
+++ b/sim/testsuite/cris/asm/user.ms
diff --git a/sim/testsuite/sim/cris/asm/x0-v10.ms b/sim/testsuite/cris/asm/x0-v10.ms
index 432819a8dbb..432819a8dbb 100644
--- a/sim/testsuite/sim/cris/asm/x0-v10.ms
+++ b/sim/testsuite/cris/asm/x0-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x0-v32.ms b/sim/testsuite/cris/asm/x0-v32.ms
index bbcb0ec7080..bbcb0ec7080 100644
--- a/sim/testsuite/sim/cris/asm/x0-v32.ms
+++ b/sim/testsuite/cris/asm/x0-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x1-v10.ms b/sim/testsuite/cris/asm/x1-v10.ms
index bfc48590bcf..bfc48590bcf 100644
--- a/sim/testsuite/sim/cris/asm/x1-v10.ms
+++ b/sim/testsuite/cris/asm/x1-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x1-v32.ms b/sim/testsuite/cris/asm/x1-v32.ms
index d37cfddc525..d37cfddc525 100644
--- a/sim/testsuite/sim/cris/asm/x1-v32.ms
+++ b/sim/testsuite/cris/asm/x1-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x10-v10.ms b/sim/testsuite/cris/asm/x10-v10.ms
index 4b7e4aa4904..4b7e4aa4904 100644
--- a/sim/testsuite/sim/cris/asm/x10-v10.ms
+++ b/sim/testsuite/cris/asm/x10-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x2-v10.ms b/sim/testsuite/cris/asm/x2-v10.ms
index e2d5bbf6679..e2d5bbf6679 100644
--- a/sim/testsuite/sim/cris/asm/x2-v10.ms
+++ b/sim/testsuite/cris/asm/x2-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x2-v32.ms b/sim/testsuite/cris/asm/x2-v32.ms
index 0fdfcfdeb10..0fdfcfdeb10 100644
--- a/sim/testsuite/sim/cris/asm/x2-v32.ms
+++ b/sim/testsuite/cris/asm/x2-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x3-v10.ms b/sim/testsuite/cris/asm/x3-v10.ms
index fc54f3c358b..fc54f3c358b 100644
--- a/sim/testsuite/sim/cris/asm/x3-v10.ms
+++ b/sim/testsuite/cris/asm/x3-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x3-v32.ms b/sim/testsuite/cris/asm/x3-v32.ms
index 93a74366a6f..93a74366a6f 100644
--- a/sim/testsuite/sim/cris/asm/x3-v32.ms
+++ b/sim/testsuite/cris/asm/x3-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x4-v32.ms b/sim/testsuite/cris/asm/x4-v32.ms
index 056c05c304c..056c05c304c 100644
--- a/sim/testsuite/sim/cris/asm/x4-v32.ms
+++ b/sim/testsuite/cris/asm/x4-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x5-v10.ms b/sim/testsuite/cris/asm/x5-v10.ms
index ec5023e84ba..ec5023e84ba 100644
--- a/sim/testsuite/sim/cris/asm/x5-v10.ms
+++ b/sim/testsuite/cris/asm/x5-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x5-v32.ms b/sim/testsuite/cris/asm/x5-v32.ms
index 62b3fcad913..62b3fcad913 100644
--- a/sim/testsuite/sim/cris/asm/x5-v32.ms
+++ b/sim/testsuite/cris/asm/x5-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x6-v10.ms b/sim/testsuite/cris/asm/x6-v10.ms
index 910daf87138..910daf87138 100644
--- a/sim/testsuite/sim/cris/asm/x6-v10.ms
+++ b/sim/testsuite/cris/asm/x6-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x6-v32.ms b/sim/testsuite/cris/asm/x6-v32.ms
index 19c5ada8af6..19c5ada8af6 100644
--- a/sim/testsuite/sim/cris/asm/x6-v32.ms
+++ b/sim/testsuite/cris/asm/x6-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x7-v10.ms b/sim/testsuite/cris/asm/x7-v10.ms
index 8b548ff1ea5..8b548ff1ea5 100644
--- a/sim/testsuite/sim/cris/asm/x7-v10.ms
+++ b/sim/testsuite/cris/asm/x7-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x7-v32.ms b/sim/testsuite/cris/asm/x7-v32.ms
index ea98ef0548a..ea98ef0548a 100644
--- a/sim/testsuite/sim/cris/asm/x7-v32.ms
+++ b/sim/testsuite/cris/asm/x7-v32.ms
diff --git a/sim/testsuite/sim/cris/asm/x8-v10.ms b/sim/testsuite/cris/asm/x8-v10.ms
index 672cc2110ff..672cc2110ff 100644
--- a/sim/testsuite/sim/cris/asm/x8-v10.ms
+++ b/sim/testsuite/cris/asm/x8-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/x9-v10.ms b/sim/testsuite/cris/asm/x9-v10.ms
index 68472beed67..68472beed67 100644
--- a/sim/testsuite/sim/cris/asm/x9-v10.ms
+++ b/sim/testsuite/cris/asm/x9-v10.ms
diff --git a/sim/testsuite/sim/cris/asm/xor.ms b/sim/testsuite/cris/asm/xor.ms
index 2095dea8b82..2095dea8b82 100644
--- a/sim/testsuite/sim/cris/asm/xor.ms
+++ b/sim/testsuite/cris/asm/xor.ms
diff --git a/sim/testsuite/sim/cris/c/access1.c b/sim/testsuite/cris/c/access1.c
index ba9be34a1b8..ba9be34a1b8 100644
--- a/sim/testsuite/sim/cris/c/access1.c
+++ b/sim/testsuite/cris/c/access1.c
diff --git a/sim/testsuite/sim/cris/c/append1.c b/sim/testsuite/cris/c/append1.c
index 0acd59d2827..0acd59d2827 100644
--- a/sim/testsuite/sim/cris/c/append1.c
+++ b/sim/testsuite/cris/c/append1.c
diff --git a/sim/testsuite/sim/cris/c/badldso1.c b/sim/testsuite/cris/c/badldso1.c
index 58caa8de821..58caa8de821 100644
--- a/sim/testsuite/sim/cris/c/badldso1.c
+++ b/sim/testsuite/cris/c/badldso1.c
diff --git a/sim/testsuite/sim/cris/c/badldso2.c b/sim/testsuite/cris/c/badldso2.c
index db28889ae68..db28889ae68 100644
--- a/sim/testsuite/sim/cris/c/badldso2.c
+++ b/sim/testsuite/cris/c/badldso2.c
diff --git a/sim/testsuite/sim/cris/c/badldso3.c b/sim/testsuite/cris/c/badldso3.c
index 3f9509bd005..3f9509bd005 100644
--- a/sim/testsuite/sim/cris/c/badldso3.c
+++ b/sim/testsuite/cris/c/badldso3.c
diff --git a/sim/testsuite/sim/cris/c/c.exp b/sim/testsuite/cris/c/c.exp
index 08ea18812ec..08ea18812ec 100644
--- a/sim/testsuite/sim/cris/c/c.exp
+++ b/sim/testsuite/cris/c/c.exp
diff --git a/sim/testsuite/sim/cris/c/clone1.c b/sim/testsuite/cris/c/clone1.c
index 163b18647a8..163b18647a8 100644
--- a/sim/testsuite/sim/cris/c/clone1.c
+++ b/sim/testsuite/cris/c/clone1.c
diff --git a/sim/testsuite/sim/cris/c/clone2.c b/sim/testsuite/cris/c/clone2.c
index e433a778b34..e433a778b34 100644
--- a/sim/testsuite/sim/cris/c/clone2.c
+++ b/sim/testsuite/cris/c/clone2.c
diff --git a/sim/testsuite/sim/cris/c/clone3.c b/sim/testsuite/cris/c/clone3.c
index 0a97484adac..0a97484adac 100644
--- a/sim/testsuite/sim/cris/c/clone3.c
+++ b/sim/testsuite/cris/c/clone3.c
diff --git a/sim/testsuite/sim/cris/c/clone4.c b/sim/testsuite/cris/c/clone4.c
index 81489ddc419..81489ddc419 100644
--- a/sim/testsuite/sim/cris/c/clone4.c
+++ b/sim/testsuite/cris/c/clone4.c
diff --git a/sim/testsuite/sim/cris/c/clone5.c b/sim/testsuite/cris/c/clone5.c
index 9380a1ea5aa..9380a1ea5aa 100644
--- a/sim/testsuite/sim/cris/c/clone5.c
+++ b/sim/testsuite/cris/c/clone5.c
diff --git a/sim/testsuite/sim/cris/c/clone6.c b/sim/testsuite/cris/c/clone6.c
index 586b5c67378..586b5c67378 100644
--- a/sim/testsuite/sim/cris/c/clone6.c
+++ b/sim/testsuite/cris/c/clone6.c
diff --git a/sim/testsuite/sim/cris/c/ex1.c b/sim/testsuite/cris/c/ex1.c
index 2447319f71a..2447319f71a 100644
--- a/sim/testsuite/sim/cris/c/ex1.c
+++ b/sim/testsuite/cris/c/ex1.c
diff --git a/sim/testsuite/sim/cris/c/exitg1.c b/sim/testsuite/cris/c/exitg1.c
index 0b4c425b3e6..0b4c425b3e6 100644
--- a/sim/testsuite/sim/cris/c/exitg1.c
+++ b/sim/testsuite/cris/c/exitg1.c
diff --git a/sim/testsuite/sim/cris/c/exitg2.c b/sim/testsuite/cris/c/exitg2.c
index e222cc4707b..e222cc4707b 100644
--- a/sim/testsuite/sim/cris/c/exitg2.c
+++ b/sim/testsuite/cris/c/exitg2.c
diff --git a/sim/testsuite/sim/cris/c/fcntl1.c b/sim/testsuite/cris/c/fcntl1.c
index 032f6b50198..032f6b50198 100644
--- a/sim/testsuite/sim/cris/c/fcntl1.c
+++ b/sim/testsuite/cris/c/fcntl1.c
diff --git a/sim/testsuite/sim/cris/c/fcntl2.c b/sim/testsuite/cris/c/fcntl2.c
index fc9f95b688d..fc9f95b688d 100644
--- a/sim/testsuite/sim/cris/c/fcntl2.c
+++ b/sim/testsuite/cris/c/fcntl2.c
diff --git a/sim/testsuite/sim/cris/c/fdopen1.c b/sim/testsuite/cris/c/fdopen1.c
index cdfe19af7d7..cdfe19af7d7 100644
--- a/sim/testsuite/sim/cris/c/fdopen1.c
+++ b/sim/testsuite/cris/c/fdopen1.c
diff --git a/sim/testsuite/sim/cris/c/fdopen2.c b/sim/testsuite/cris/c/fdopen2.c
index 6a59f367a34..6a59f367a34 100644
--- a/sim/testsuite/sim/cris/c/fdopen2.c
+++ b/sim/testsuite/cris/c/fdopen2.c
diff --git a/sim/testsuite/sim/cris/c/freopen1.c b/sim/testsuite/cris/c/freopen1.c
index 0e0f28d9615..0e0f28d9615 100644
--- a/sim/testsuite/sim/cris/c/freopen1.c
+++ b/sim/testsuite/cris/c/freopen1.c
diff --git a/sim/testsuite/sim/cris/c/freopen2.c b/sim/testsuite/cris/c/freopen2.c
index 3959607db8c..3959607db8c 100644
--- a/sim/testsuite/sim/cris/c/freopen2.c
+++ b/sim/testsuite/cris/c/freopen2.c
diff --git a/sim/testsuite/sim/cris/c/ftruncate1.c b/sim/testsuite/cris/c/ftruncate1.c
index 46b8756705c..46b8756705c 100644
--- a/sim/testsuite/sim/cris/c/ftruncate1.c
+++ b/sim/testsuite/cris/c/ftruncate1.c
diff --git a/sim/testsuite/sim/cris/c/ftruncate2.c b/sim/testsuite/cris/c/ftruncate2.c
index f1ef18c6aa6..f1ef18c6aa6 100644
--- a/sim/testsuite/sim/cris/c/ftruncate2.c
+++ b/sim/testsuite/cris/c/ftruncate2.c
diff --git a/sim/testsuite/sim/cris/c/getcwd1.c b/sim/testsuite/cris/c/getcwd1.c
index 3838916143a..3838916143a 100644
--- a/sim/testsuite/sim/cris/c/getcwd1.c
+++ b/sim/testsuite/cris/c/getcwd1.c
diff --git a/sim/testsuite/sim/cris/c/gettod.c b/sim/testsuite/cris/c/gettod.c
index 18a000cd45c..18a000cd45c 100644
--- a/sim/testsuite/sim/cris/c/gettod.c
+++ b/sim/testsuite/cris/c/gettod.c
diff --git a/sim/testsuite/sim/cris/c/hello.c b/sim/testsuite/cris/c/hello.c
index fb403ba9961..fb403ba9961 100644
--- a/sim/testsuite/sim/cris/c/hello.c
+++ b/sim/testsuite/cris/c/hello.c
diff --git a/sim/testsuite/sim/cris/c/helloaout.c b/sim/testsuite/cris/c/helloaout.c
index c71a658c18c..c71a658c18c 100644
--- a/sim/testsuite/sim/cris/c/helloaout.c
+++ b/sim/testsuite/cris/c/helloaout.c
diff --git a/sim/testsuite/sim/cris/c/hellodyn.c b/sim/testsuite/cris/c/hellodyn.c
index dc8042fbf5d..dc8042fbf5d 100644
--- a/sim/testsuite/sim/cris/c/hellodyn.c
+++ b/sim/testsuite/cris/c/hellodyn.c
diff --git a/sim/testsuite/sim/cris/c/hellodyn2.c b/sim/testsuite/cris/c/hellodyn2.c
index 00f5369c3a7..00f5369c3a7 100644
--- a/sim/testsuite/sim/cris/c/hellodyn2.c
+++ b/sim/testsuite/cris/c/hellodyn2.c
diff --git a/sim/testsuite/sim/cris/c/hellodyn3.c b/sim/testsuite/cris/c/hellodyn3.c
index 8ae3a4f1c16..8ae3a4f1c16 100644
--- a/sim/testsuite/sim/cris/c/hellodyn3.c
+++ b/sim/testsuite/cris/c/hellodyn3.c
diff --git a/sim/testsuite/sim/cris/c/kill1.c b/sim/testsuite/cris/c/kill1.c
index e5c53a0daf8..e5c53a0daf8 100644
--- a/sim/testsuite/sim/cris/c/kill1.c
+++ b/sim/testsuite/cris/c/kill1.c
diff --git a/sim/testsuite/sim/cris/c/kill2.c b/sim/testsuite/cris/c/kill2.c
index 0a79db0567a..0a79db0567a 100644
--- a/sim/testsuite/sim/cris/c/kill2.c
+++ b/sim/testsuite/cris/c/kill2.c
diff --git a/sim/testsuite/sim/cris/c/kill3.c b/sim/testsuite/cris/c/kill3.c
index c0e2179901e..c0e2179901e 100644
--- a/sim/testsuite/sim/cris/c/kill3.c
+++ b/sim/testsuite/cris/c/kill3.c
diff --git a/sim/testsuite/sim/cris/c/mapbrk.c b/sim/testsuite/cris/c/mapbrk.c
index 1aff7622bc2..1aff7622bc2 100644
--- a/sim/testsuite/sim/cris/c/mapbrk.c
+++ b/sim/testsuite/cris/c/mapbrk.c
diff --git a/sim/testsuite/sim/cris/c/mmap1.c b/sim/testsuite/cris/c/mmap1.c
index 9db94c17751..9db94c17751 100644
--- a/sim/testsuite/sim/cris/c/mmap1.c
+++ b/sim/testsuite/cris/c/mmap1.c
diff --git a/sim/testsuite/sim/cris/c/mmap2.c b/sim/testsuite/cris/c/mmap2.c
index 35139a0ed9a..35139a0ed9a 100644
--- a/sim/testsuite/sim/cris/c/mmap2.c
+++ b/sim/testsuite/cris/c/mmap2.c
diff --git a/sim/testsuite/sim/cris/c/mmap3.c b/sim/testsuite/cris/c/mmap3.c
index 34401fa0c90..34401fa0c90 100644
--- a/sim/testsuite/sim/cris/c/mmap3.c
+++ b/sim/testsuite/cris/c/mmap3.c
diff --git a/sim/testsuite/sim/cris/c/mmap4.c b/sim/testsuite/cris/c/mmap4.c
index b3a66e48b6d..b3a66e48b6d 100644
--- a/sim/testsuite/sim/cris/c/mmap4.c
+++ b/sim/testsuite/cris/c/mmap4.c
diff --git a/sim/testsuite/sim/cris/c/mmap5.c b/sim/testsuite/cris/c/mmap5.c
index 95f00c37fe3..95f00c37fe3 100644
--- a/sim/testsuite/sim/cris/c/mmap5.c
+++ b/sim/testsuite/cris/c/mmap5.c
diff --git a/sim/testsuite/sim/cris/c/mmap6.c b/sim/testsuite/cris/c/mmap6.c
index 929d9ccf857..929d9ccf857 100644
--- a/sim/testsuite/sim/cris/c/mmap6.c
+++ b/sim/testsuite/cris/c/mmap6.c
diff --git a/sim/testsuite/sim/cris/c/mmap7.c b/sim/testsuite/cris/c/mmap7.c
index c4b14b0f9db..c4b14b0f9db 100644
--- a/sim/testsuite/sim/cris/c/mmap7.c
+++ b/sim/testsuite/cris/c/mmap7.c
diff --git a/sim/testsuite/sim/cris/c/mmap8.c b/sim/testsuite/cris/c/mmap8.c
index 0564c79a6db..0564c79a6db 100644
--- a/sim/testsuite/sim/cris/c/mmap8.c
+++ b/sim/testsuite/cris/c/mmap8.c
diff --git a/sim/testsuite/sim/cris/c/mprotect1.c b/sim/testsuite/cris/c/mprotect1.c
index 8dae50ba6eb..8dae50ba6eb 100644
--- a/sim/testsuite/sim/cris/c/mprotect1.c
+++ b/sim/testsuite/cris/c/mprotect1.c
diff --git a/sim/testsuite/sim/cris/c/mprotect2.c b/sim/testsuite/cris/c/mprotect2.c
index 4d839452435..4d839452435 100644
--- a/sim/testsuite/sim/cris/c/mprotect2.c
+++ b/sim/testsuite/cris/c/mprotect2.c
diff --git a/sim/testsuite/sim/cris/c/mremap.c b/sim/testsuite/cris/c/mremap.c
index e78a8a43f7a..e78a8a43f7a 100644
--- a/sim/testsuite/sim/cris/c/mremap.c
+++ b/sim/testsuite/cris/c/mremap.c
diff --git a/sim/testsuite/sim/cris/c/openpf1.c b/sim/testsuite/cris/c/openpf1.c
index e0d8e5c9140..e0d8e5c9140 100644
--- a/sim/testsuite/sim/cris/c/openpf1.c
+++ b/sim/testsuite/cris/c/openpf1.c
diff --git a/sim/testsuite/sim/cris/c/openpf2.c b/sim/testsuite/cris/c/openpf2.c
index 50337b110d4..50337b110d4 100644
--- a/sim/testsuite/sim/cris/c/openpf2.c
+++ b/sim/testsuite/cris/c/openpf2.c
diff --git a/sim/testsuite/sim/cris/c/openpf3.c b/sim/testsuite/cris/c/openpf3.c
index 557adee92de..557adee92de 100644
--- a/sim/testsuite/sim/cris/c/openpf3.c
+++ b/sim/testsuite/cris/c/openpf3.c
diff --git a/sim/testsuite/sim/cris/c/openpf4.c b/sim/testsuite/cris/c/openpf4.c
index d3fdcfe2f90..d3fdcfe2f90 100644
--- a/sim/testsuite/sim/cris/c/openpf4.c
+++ b/sim/testsuite/cris/c/openpf4.c
diff --git a/sim/testsuite/sim/cris/c/openpf5.c b/sim/testsuite/cris/c/openpf5.c
index 1f86ea283d4..1f86ea283d4 100644
--- a/sim/testsuite/sim/cris/c/openpf5.c
+++ b/sim/testsuite/cris/c/openpf5.c
diff --git a/sim/testsuite/sim/cris/c/pipe1.c b/sim/testsuite/cris/c/pipe1.c
index 735974b6cfa..735974b6cfa 100644
--- a/sim/testsuite/sim/cris/c/pipe1.c
+++ b/sim/testsuite/cris/c/pipe1.c
diff --git a/sim/testsuite/sim/cris/c/pipe2.c b/sim/testsuite/cris/c/pipe2.c
index 18ccf38b9b1..18ccf38b9b1 100644
--- a/sim/testsuite/sim/cris/c/pipe2.c
+++ b/sim/testsuite/cris/c/pipe2.c
diff --git a/sim/testsuite/sim/cris/c/pipe3.c b/sim/testsuite/cris/c/pipe3.c
index bf08a38e1f0..bf08a38e1f0 100644
--- a/sim/testsuite/sim/cris/c/pipe3.c
+++ b/sim/testsuite/cris/c/pipe3.c
diff --git a/sim/testsuite/sim/cris/c/pipe4.c b/sim/testsuite/cris/c/pipe4.c
index 1cb309f9dc8..1cb309f9dc8 100644
--- a/sim/testsuite/sim/cris/c/pipe4.c
+++ b/sim/testsuite/cris/c/pipe4.c
diff --git a/sim/testsuite/sim/cris/c/pipe5.c b/sim/testsuite/cris/c/pipe5.c
index 2b4d763353d..2b4d763353d 100644
--- a/sim/testsuite/sim/cris/c/pipe5.c
+++ b/sim/testsuite/cris/c/pipe5.c
diff --git a/sim/testsuite/sim/cris/c/pipe6.c b/sim/testsuite/cris/c/pipe6.c
index a8830cc3e69..a8830cc3e69 100644
--- a/sim/testsuite/sim/cris/c/pipe6.c
+++ b/sim/testsuite/cris/c/pipe6.c
diff --git a/sim/testsuite/sim/cris/c/pipe7.c b/sim/testsuite/cris/c/pipe7.c
index 552ddb8e1e8..552ddb8e1e8 100644
--- a/sim/testsuite/sim/cris/c/pipe7.c
+++ b/sim/testsuite/cris/c/pipe7.c
diff --git a/sim/testsuite/sim/cris/c/readlink1.c b/sim/testsuite/cris/c/readlink1.c
index 1898e8eceb5..1898e8eceb5 100644
--- a/sim/testsuite/sim/cris/c/readlink1.c
+++ b/sim/testsuite/cris/c/readlink1.c
diff --git a/sim/testsuite/sim/cris/c/readlink10.c b/sim/testsuite/cris/c/readlink10.c
index 21744083edd..21744083edd 100644
--- a/sim/testsuite/sim/cris/c/readlink10.c
+++ b/sim/testsuite/cris/c/readlink10.c
diff --git a/sim/testsuite/sim/cris/c/readlink11.c b/sim/testsuite/cris/c/readlink11.c
index 05a332f65ec..05a332f65ec 100644
--- a/sim/testsuite/sim/cris/c/readlink11.c
+++ b/sim/testsuite/cris/c/readlink11.c
diff --git a/sim/testsuite/sim/cris/c/readlink2.c b/sim/testsuite/cris/c/readlink2.c
index e5e9d94121c..e5e9d94121c 100644
--- a/sim/testsuite/sim/cris/c/readlink2.c
+++ b/sim/testsuite/cris/c/readlink2.c
diff --git a/sim/testsuite/sim/cris/c/readlink3.c b/sim/testsuite/cris/c/readlink3.c
index 94cff727e38..94cff727e38 100644
--- a/sim/testsuite/sim/cris/c/readlink3.c
+++ b/sim/testsuite/cris/c/readlink3.c
diff --git a/sim/testsuite/sim/cris/c/readlink4.c b/sim/testsuite/cris/c/readlink4.c
index 028f3ee44ca..028f3ee44ca 100644
--- a/sim/testsuite/sim/cris/c/readlink4.c
+++ b/sim/testsuite/cris/c/readlink4.c
diff --git a/sim/testsuite/sim/cris/c/readlink5.c b/sim/testsuite/cris/c/readlink5.c
index 80f20dadd88..80f20dadd88 100644
--- a/sim/testsuite/sim/cris/c/readlink5.c
+++ b/sim/testsuite/cris/c/readlink5.c
diff --git a/sim/testsuite/sim/cris/c/readlink6.c b/sim/testsuite/cris/c/readlink6.c
index 4bac20d8190..4bac20d8190 100644
--- a/sim/testsuite/sim/cris/c/readlink6.c
+++ b/sim/testsuite/cris/c/readlink6.c
diff --git a/sim/testsuite/sim/cris/c/readlink7.c b/sim/testsuite/cris/c/readlink7.c
index 9c2b3b732c8..9c2b3b732c8 100644
--- a/sim/testsuite/sim/cris/c/readlink7.c
+++ b/sim/testsuite/cris/c/readlink7.c
diff --git a/sim/testsuite/sim/cris/c/readlink8.c b/sim/testsuite/cris/c/readlink8.c
index 55f6fe8541f..55f6fe8541f 100644
--- a/sim/testsuite/sim/cris/c/readlink8.c
+++ b/sim/testsuite/cris/c/readlink8.c
diff --git a/sim/testsuite/sim/cris/c/readlink9.c b/sim/testsuite/cris/c/readlink9.c
index 27880543637..27880543637 100644
--- a/sim/testsuite/sim/cris/c/readlink9.c
+++ b/sim/testsuite/cris/c/readlink9.c
diff --git a/sim/testsuite/sim/cris/c/rename2.c b/sim/testsuite/cris/c/rename2.c
index 39387d1ff31..39387d1ff31 100644
--- a/sim/testsuite/sim/cris/c/rename2.c
+++ b/sim/testsuite/cris/c/rename2.c
diff --git a/sim/testsuite/sim/cris/c/rtsigprocmask1.c b/sim/testsuite/cris/c/rtsigprocmask1.c
index b76c33853a8..b76c33853a8 100644
--- a/sim/testsuite/sim/cris/c/rtsigprocmask1.c
+++ b/sim/testsuite/cris/c/rtsigprocmask1.c
diff --git a/sim/testsuite/sim/cris/c/rtsigprocmask2.c b/sim/testsuite/cris/c/rtsigprocmask2.c
index 5026908fe16..5026908fe16 100644
--- a/sim/testsuite/sim/cris/c/rtsigprocmask2.c
+++ b/sim/testsuite/cris/c/rtsigprocmask2.c
diff --git a/sim/testsuite/sim/cris/c/rtsigsuspend1.c b/sim/testsuite/cris/c/rtsigsuspend1.c
index 66ca7954503..66ca7954503 100644
--- a/sim/testsuite/sim/cris/c/rtsigsuspend1.c
+++ b/sim/testsuite/cris/c/rtsigsuspend1.c
diff --git a/sim/testsuite/sim/cris/c/rtsigsuspend2.c b/sim/testsuite/cris/c/rtsigsuspend2.c
index 9ce165db552..9ce165db552 100644
--- a/sim/testsuite/sim/cris/c/rtsigsuspend2.c
+++ b/sim/testsuite/cris/c/rtsigsuspend2.c
diff --git a/sim/testsuite/sim/cris/c/sched1.c b/sim/testsuite/cris/c/sched1.c
index 1b778f4a401..1b778f4a401 100644
--- a/sim/testsuite/sim/cris/c/sched1.c
+++ b/sim/testsuite/cris/c/sched1.c
diff --git a/sim/testsuite/sim/cris/c/sched2.c b/sim/testsuite/cris/c/sched2.c
index f40a19a8085..f40a19a8085 100644
--- a/sim/testsuite/sim/cris/c/sched2.c
+++ b/sim/testsuite/cris/c/sched2.c
diff --git a/sim/testsuite/sim/cris/c/sched3.c b/sim/testsuite/cris/c/sched3.c
index 2909a4b6c52..2909a4b6c52 100644
--- a/sim/testsuite/sim/cris/c/sched3.c
+++ b/sim/testsuite/cris/c/sched3.c
diff --git a/sim/testsuite/sim/cris/c/sched4.c b/sim/testsuite/cris/c/sched4.c
index df372f217e8..df372f217e8 100644
--- a/sim/testsuite/sim/cris/c/sched4.c
+++ b/sim/testsuite/cris/c/sched4.c
diff --git a/sim/testsuite/sim/cris/c/sched5.c b/sim/testsuite/cris/c/sched5.c
index ddfe14d03c3..ddfe14d03c3 100644
--- a/sim/testsuite/sim/cris/c/sched5.c
+++ b/sim/testsuite/cris/c/sched5.c
diff --git a/sim/testsuite/sim/cris/c/sched6.c b/sim/testsuite/cris/c/sched6.c
index d5adedc1a35..d5adedc1a35 100644
--- a/sim/testsuite/sim/cris/c/sched6.c
+++ b/sim/testsuite/cris/c/sched6.c
diff --git a/sim/testsuite/sim/cris/c/sched7.c b/sim/testsuite/cris/c/sched7.c
index 35d006bca6a..35d006bca6a 100644
--- a/sim/testsuite/sim/cris/c/sched7.c
+++ b/sim/testsuite/cris/c/sched7.c
diff --git a/sim/testsuite/sim/cris/c/sched8.c b/sim/testsuite/cris/c/sched8.c
index cd3e06e6488..cd3e06e6488 100644
--- a/sim/testsuite/sim/cris/c/sched8.c
+++ b/sim/testsuite/cris/c/sched8.c
diff --git a/sim/testsuite/sim/cris/c/sched9.c b/sim/testsuite/cris/c/sched9.c
index 8499e43fb8c..8499e43fb8c 100644
--- a/sim/testsuite/sim/cris/c/sched9.c
+++ b/sim/testsuite/cris/c/sched9.c
diff --git a/sim/testsuite/sim/cris/c/seek1.c b/sim/testsuite/cris/c/seek1.c
index b22c8f9e9b1..b22c8f9e9b1 100644
--- a/sim/testsuite/sim/cris/c/seek1.c
+++ b/sim/testsuite/cris/c/seek1.c
diff --git a/sim/testsuite/sim/cris/c/seek2.c b/sim/testsuite/cris/c/seek2.c
index 9c24dfbdb08..9c24dfbdb08 100644
--- a/sim/testsuite/sim/cris/c/seek2.c
+++ b/sim/testsuite/cris/c/seek2.c
diff --git a/sim/testsuite/sim/cris/c/seek3.c b/sim/testsuite/cris/c/seek3.c
index 5e7b5784d0e..5e7b5784d0e 100644
--- a/sim/testsuite/sim/cris/c/seek3.c
+++ b/sim/testsuite/cris/c/seek3.c
diff --git a/sim/testsuite/sim/cris/c/seek4.c b/sim/testsuite/cris/c/seek4.c
index 16f3bb0b0cd..16f3bb0b0cd 100644
--- a/sim/testsuite/sim/cris/c/seek4.c
+++ b/sim/testsuite/cris/c/seek4.c
diff --git a/sim/testsuite/sim/cris/c/setrlimit1.c b/sim/testsuite/cris/c/setrlimit1.c
index 747f16caa7f..747f16caa7f 100644
--- a/sim/testsuite/sim/cris/c/setrlimit1.c
+++ b/sim/testsuite/cris/c/setrlimit1.c
diff --git a/sim/testsuite/sim/cris/c/settls1.c b/sim/testsuite/cris/c/settls1.c
index bd55aa16f50..bd55aa16f50 100644
--- a/sim/testsuite/sim/cris/c/settls1.c
+++ b/sim/testsuite/cris/c/settls1.c
diff --git a/sim/testsuite/sim/cris/c/sig1.c b/sim/testsuite/cris/c/sig1.c
index 55499b799eb..55499b799eb 100644
--- a/sim/testsuite/sim/cris/c/sig1.c
+++ b/sim/testsuite/cris/c/sig1.c
diff --git a/sim/testsuite/sim/cris/c/sig10.c b/sim/testsuite/cris/c/sig10.c
index ef548327ebf..ef548327ebf 100644
--- a/sim/testsuite/sim/cris/c/sig10.c
+++ b/sim/testsuite/cris/c/sig10.c
diff --git a/sim/testsuite/sim/cris/c/sig11.c b/sim/testsuite/cris/c/sig11.c
index 9c8aad7d88e..9c8aad7d88e 100644
--- a/sim/testsuite/sim/cris/c/sig11.c
+++ b/sim/testsuite/cris/c/sig11.c
diff --git a/sim/testsuite/sim/cris/c/sig12.c b/sim/testsuite/cris/c/sig12.c
index 5a2e65fe9c3..5a2e65fe9c3 100644
--- a/sim/testsuite/sim/cris/c/sig12.c
+++ b/sim/testsuite/cris/c/sig12.c
diff --git a/sim/testsuite/sim/cris/c/sig13.c b/sim/testsuite/cris/c/sig13.c
index 4d71752a257..4d71752a257 100644
--- a/sim/testsuite/sim/cris/c/sig13.c
+++ b/sim/testsuite/cris/c/sig13.c
diff --git a/sim/testsuite/sim/cris/c/sig2.c b/sim/testsuite/cris/c/sig2.c
index 65596ef2eea..65596ef2eea 100644
--- a/sim/testsuite/sim/cris/c/sig2.c
+++ b/sim/testsuite/cris/c/sig2.c
diff --git a/sim/testsuite/sim/cris/c/sig3.c b/sim/testsuite/cris/c/sig3.c
index 91de227fd30..91de227fd30 100644
--- a/sim/testsuite/sim/cris/c/sig3.c
+++ b/sim/testsuite/cris/c/sig3.c
diff --git a/sim/testsuite/sim/cris/c/sig4.c b/sim/testsuite/cris/c/sig4.c
index 57491f80a3c..57491f80a3c 100644
--- a/sim/testsuite/sim/cris/c/sig4.c
+++ b/sim/testsuite/cris/c/sig4.c
diff --git a/sim/testsuite/sim/cris/c/sig5.c b/sim/testsuite/cris/c/sig5.c
index f80da2b6990..f80da2b6990 100644
--- a/sim/testsuite/sim/cris/c/sig5.c
+++ b/sim/testsuite/cris/c/sig5.c
diff --git a/sim/testsuite/sim/cris/c/sig6.c b/sim/testsuite/cris/c/sig6.c
index a1f572026a7..a1f572026a7 100644
--- a/sim/testsuite/sim/cris/c/sig6.c
+++ b/sim/testsuite/cris/c/sig6.c
diff --git a/sim/testsuite/sim/cris/c/sig7.c b/sim/testsuite/cris/c/sig7.c
index b04f7c8ba4e..b04f7c8ba4e 100644
--- a/sim/testsuite/sim/cris/c/sig7.c
+++ b/sim/testsuite/cris/c/sig7.c
diff --git a/sim/testsuite/sim/cris/c/sig8.c b/sim/testsuite/cris/c/sig8.c
index ea2d7f5dc11..ea2d7f5dc11 100644
--- a/sim/testsuite/sim/cris/c/sig8.c
+++ b/sim/testsuite/cris/c/sig8.c
diff --git a/sim/testsuite/sim/cris/c/sig9.c b/sim/testsuite/cris/c/sig9.c
index c86681b4322..c86681b4322 100644
--- a/sim/testsuite/sim/cris/c/sig9.c
+++ b/sim/testsuite/cris/c/sig9.c
diff --git a/sim/testsuite/sim/cris/c/sigreturn1.c b/sim/testsuite/cris/c/sigreturn1.c
index 40fc852f36c..40fc852f36c 100644
--- a/sim/testsuite/sim/cris/c/sigreturn1.c
+++ b/sim/testsuite/cris/c/sigreturn1.c
diff --git a/sim/testsuite/sim/cris/c/sigreturn2.c b/sim/testsuite/cris/c/sigreturn2.c
index 3848b5fc798..3848b5fc798 100644
--- a/sim/testsuite/sim/cris/c/sigreturn2.c
+++ b/sim/testsuite/cris/c/sigreturn2.c
diff --git a/sim/testsuite/sim/cris/c/sigreturn3.c b/sim/testsuite/cris/c/sigreturn3.c
index f5ed90f2432..f5ed90f2432 100644
--- a/sim/testsuite/sim/cris/c/sigreturn3.c
+++ b/sim/testsuite/cris/c/sigreturn3.c
diff --git a/sim/testsuite/sim/cris/c/sigreturn4.c b/sim/testsuite/cris/c/sigreturn4.c
index 456e312c568..456e312c568 100644
--- a/sim/testsuite/sim/cris/c/sigreturn4.c
+++ b/sim/testsuite/cris/c/sigreturn4.c
diff --git a/sim/testsuite/sim/cris/c/sjlj.c b/sim/testsuite/cris/c/sjlj.c
index 141faf6e612..141faf6e612 100644
--- a/sim/testsuite/sim/cris/c/sjlj.c
+++ b/sim/testsuite/cris/c/sjlj.c
diff --git a/sim/testsuite/sim/cris/c/sock1.c b/sim/testsuite/cris/c/sock1.c
index e59f6730523..e59f6730523 100644
--- a/sim/testsuite/sim/cris/c/sock1.c
+++ b/sim/testsuite/cris/c/sock1.c
diff --git a/sim/testsuite/sim/cris/c/stat1.c b/sim/testsuite/cris/c/stat1.c
index b5d14a388e2..b5d14a388e2 100644
--- a/sim/testsuite/sim/cris/c/stat1.c
+++ b/sim/testsuite/cris/c/stat1.c
diff --git a/sim/testsuite/sim/cris/c/stat2.c b/sim/testsuite/cris/c/stat2.c
index 78c5c44f910..78c5c44f910 100644
--- a/sim/testsuite/sim/cris/c/stat2.c
+++ b/sim/testsuite/cris/c/stat2.c
diff --git a/sim/testsuite/sim/cris/c/stat3.c b/sim/testsuite/cris/c/stat3.c
index a248ec0864c..a248ec0864c 100644
--- a/sim/testsuite/sim/cris/c/stat3.c
+++ b/sim/testsuite/cris/c/stat3.c
diff --git a/sim/testsuite/sim/cris/c/stat4.c b/sim/testsuite/cris/c/stat4.c
index 62415a340e8..62415a340e8 100644
--- a/sim/testsuite/sim/cris/c/stat4.c
+++ b/sim/testsuite/cris/c/stat4.c
diff --git a/sim/testsuite/sim/cris/c/stat5.c b/sim/testsuite/cris/c/stat5.c
index 41ab493fd5c..41ab493fd5c 100644
--- a/sim/testsuite/sim/cris/c/stat5.c
+++ b/sim/testsuite/cris/c/stat5.c
diff --git a/sim/testsuite/sim/cris/c/stat7.c b/sim/testsuite/cris/c/stat7.c
index cbd5282b70a..cbd5282b70a 100644
--- a/sim/testsuite/sim/cris/c/stat7.c
+++ b/sim/testsuite/cris/c/stat7.c
diff --git a/sim/testsuite/sim/cris/c/stat8.c b/sim/testsuite/cris/c/stat8.c
index c7eb49f5403..c7eb49f5403 100644
--- a/sim/testsuite/sim/cris/c/stat8.c
+++ b/sim/testsuite/cris/c/stat8.c
diff --git a/sim/testsuite/sim/cris/c/syscall1.c b/sim/testsuite/cris/c/syscall1.c
index 84aacb6e092..84aacb6e092 100644
--- a/sim/testsuite/sim/cris/c/syscall1.c
+++ b/sim/testsuite/cris/c/syscall1.c
diff --git a/sim/testsuite/sim/cris/c/syscall2.c b/sim/testsuite/cris/c/syscall2.c
index b4dbead0b13..b4dbead0b13 100644
--- a/sim/testsuite/sim/cris/c/syscall2.c
+++ b/sim/testsuite/cris/c/syscall2.c
diff --git a/sim/testsuite/sim/cris/c/syscall3.c b/sim/testsuite/cris/c/syscall3.c
index f4d02eb6cd3..f4d02eb6cd3 100644
--- a/sim/testsuite/sim/cris/c/syscall3.c
+++ b/sim/testsuite/cris/c/syscall3.c
diff --git a/sim/testsuite/sim/cris/c/syscall4.c b/sim/testsuite/cris/c/syscall4.c
index ba01cfdeb30..ba01cfdeb30 100644
--- a/sim/testsuite/sim/cris/c/syscall4.c
+++ b/sim/testsuite/cris/c/syscall4.c
diff --git a/sim/testsuite/sim/cris/c/syscall5.c b/sim/testsuite/cris/c/syscall5.c
index 2eac9008972..2eac9008972 100644
--- a/sim/testsuite/sim/cris/c/syscall5.c
+++ b/sim/testsuite/cris/c/syscall5.c
diff --git a/sim/testsuite/sim/cris/c/syscall6.c b/sim/testsuite/cris/c/syscall6.c
index 91375df6d34..91375df6d34 100644
--- a/sim/testsuite/sim/cris/c/syscall6.c
+++ b/sim/testsuite/cris/c/syscall6.c
diff --git a/sim/testsuite/sim/cris/c/syscall7.c b/sim/testsuite/cris/c/syscall7.c
index 0f1daf1653f..0f1daf1653f 100644
--- a/sim/testsuite/sim/cris/c/syscall7.c
+++ b/sim/testsuite/cris/c/syscall7.c
diff --git a/sim/testsuite/sim/cris/c/syscall8.c b/sim/testsuite/cris/c/syscall8.c
index c579436d0ef..c579436d0ef 100644
--- a/sim/testsuite/sim/cris/c/syscall8.c
+++ b/sim/testsuite/cris/c/syscall8.c
diff --git a/sim/testsuite/sim/cris/c/sysctl1.c b/sim/testsuite/cris/c/sysctl1.c
index 6646faca678..6646faca678 100644
--- a/sim/testsuite/sim/cris/c/sysctl1.c
+++ b/sim/testsuite/cris/c/sysctl1.c
diff --git a/sim/testsuite/sim/cris/c/sysctl2.c b/sim/testsuite/cris/c/sysctl2.c
index f27c37c9005..f27c37c9005 100644
--- a/sim/testsuite/sim/cris/c/sysctl2.c
+++ b/sim/testsuite/cris/c/sysctl2.c
diff --git a/sim/testsuite/sim/cris/c/sysctl3.c b/sim/testsuite/cris/c/sysctl3.c
index 747e78410f4..747e78410f4 100644
--- a/sim/testsuite/sim/cris/c/sysctl3.c
+++ b/sim/testsuite/cris/c/sysctl3.c
diff --git a/sim/testsuite/sim/cris/c/thread2.c b/sim/testsuite/cris/c/thread2.c
index c9ad2f9214c..c9ad2f9214c 100644
--- a/sim/testsuite/sim/cris/c/thread2.c
+++ b/sim/testsuite/cris/c/thread2.c
diff --git a/sim/testsuite/sim/cris/c/thread3.c b/sim/testsuite/cris/c/thread3.c
index 3b6945ad3c3..3b6945ad3c3 100644
--- a/sim/testsuite/sim/cris/c/thread3.c
+++ b/sim/testsuite/cris/c/thread3.c
diff --git a/sim/testsuite/sim/cris/c/thread4.c b/sim/testsuite/cris/c/thread4.c
index cfa23279c50..cfa23279c50 100644
--- a/sim/testsuite/sim/cris/c/thread4.c
+++ b/sim/testsuite/cris/c/thread4.c
diff --git a/sim/testsuite/sim/cris/c/thread5.c b/sim/testsuite/cris/c/thread5.c
index 494251fdd39..494251fdd39 100644
--- a/sim/testsuite/sim/cris/c/thread5.c
+++ b/sim/testsuite/cris/c/thread5.c
diff --git a/sim/testsuite/sim/cris/c/time1.c b/sim/testsuite/cris/c/time1.c
index 3fcf0e15352..3fcf0e15352 100644
--- a/sim/testsuite/sim/cris/c/time1.c
+++ b/sim/testsuite/cris/c/time1.c
diff --git a/sim/testsuite/sim/cris/c/time2.c b/sim/testsuite/cris/c/time2.c
index 20b69b4f60b..20b69b4f60b 100644
--- a/sim/testsuite/sim/cris/c/time2.c
+++ b/sim/testsuite/cris/c/time2.c
diff --git a/sim/testsuite/sim/cris/c/truncate1.c b/sim/testsuite/cris/c/truncate1.c
index 477dc3d61d2..477dc3d61d2 100644
--- a/sim/testsuite/sim/cris/c/truncate1.c
+++ b/sim/testsuite/cris/c/truncate1.c
diff --git a/sim/testsuite/sim/cris/c/truncate2.c b/sim/testsuite/cris/c/truncate2.c
index a4c6470d8c7..a4c6470d8c7 100644
--- a/sim/testsuite/sim/cris/c/truncate2.c
+++ b/sim/testsuite/cris/c/truncate2.c
diff --git a/sim/testsuite/sim/cris/c/ugetrlimit1.c b/sim/testsuite/cris/c/ugetrlimit1.c
index 2a49b9589ee..2a49b9589ee 100644
--- a/sim/testsuite/sim/cris/c/ugetrlimit1.c
+++ b/sim/testsuite/cris/c/ugetrlimit1.c
diff --git a/sim/testsuite/sim/cris/c/uname1.c b/sim/testsuite/cris/c/uname1.c
index 83518d6ec86..83518d6ec86 100644
--- a/sim/testsuite/sim/cris/c/uname1.c
+++ b/sim/testsuite/cris/c/uname1.c
diff --git a/sim/testsuite/sim/cris/c/writev1.c b/sim/testsuite/cris/c/writev1.c
index fad5b7f1920..fad5b7f1920 100644
--- a/sim/testsuite/sim/cris/c/writev1.c
+++ b/sim/testsuite/cris/c/writev1.c
diff --git a/sim/testsuite/sim/cris/c/writev2.c b/sim/testsuite/cris/c/writev2.c
index 5cb92b60a5e..5cb92b60a5e 100644
--- a/sim/testsuite/sim/cris/c/writev2.c
+++ b/sim/testsuite/cris/c/writev2.c
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/host1.ms b/sim/testsuite/cris/hw/rv-n-cris/host1.ms
index c41f51f1809..c41f51f1809 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/host1.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/host1.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq1.ms b/sim/testsuite/cris/hw/rv-n-cris/irq1.ms
index f3e6f2e7bee..f3e6f2e7bee 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq1.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/irq1.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq2.ms b/sim/testsuite/cris/hw/rv-n-cris/irq2.ms
index 19709e4d932..19709e4d932 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq2.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/irq2.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq3.ms b/sim/testsuite/cris/hw/rv-n-cris/irq3.ms
index d96b6f542c3..d96b6f542c3 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq3.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/irq3.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq4.ms b/sim/testsuite/cris/hw/rv-n-cris/irq4.ms
index 9e16b5c3a0d..9e16b5c3a0d 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq4.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/irq4.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq5.ms b/sim/testsuite/cris/hw/rv-n-cris/irq5.ms
index 4ecc5a69bac..4ecc5a69bac 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq5.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/irq5.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/irq6.ms b/sim/testsuite/cris/hw/rv-n-cris/irq6.ms
index 9e40f4a58f6..9e40f4a58f6 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/irq6.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/irq6.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/mbox1.ms b/sim/testsuite/cris/hw/rv-n-cris/mbox1.ms
index ee0f54c6c7b..ee0f54c6c7b 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/mbox1.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/mbox1.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/mem1.ms b/sim/testsuite/cris/hw/rv-n-cris/mem1.ms
index ee5c4f566cc..ee5c4f566cc 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/mem1.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/mem1.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/mem2.ms b/sim/testsuite/cris/hw/rv-n-cris/mem2.ms
index b67624964d8..b67624964d8 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/mem2.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/mem2.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/poll1.ms b/sim/testsuite/cris/hw/rv-n-cris/poll1.ms
index baf1ed9de28..baf1ed9de28 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/poll1.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/poll1.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/quit.s b/sim/testsuite/cris/hw/rv-n-cris/quit.s
index 8c1d239bb22..8c1d239bb22 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/quit.s
+++ b/sim/testsuite/cris/hw/rv-n-cris/quit.s
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp b/sim/testsuite/cris/hw/rv-n-cris/rvc.exp
index 0f9ecec32a2..0f9ecec32a2 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp
+++ b/sim/testsuite/cris/hw/rv-n-cris/rvc.exp
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/std.dev b/sim/testsuite/cris/hw/rv-n-cris/std.dev
index 9fefcbb8a11..9fefcbb8a11 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/std.dev
+++ b/sim/testsuite/cris/hw/rv-n-cris/std.dev
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/testutils.inc b/sim/testsuite/cris/hw/rv-n-cris/testutils.inc
index e707abf4530..e707abf4530 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/testutils.inc
+++ b/sim/testsuite/cris/hw/rv-n-cris/testutils.inc
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial1.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial1.ms
index a219b0450ee..a219b0450ee 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial1.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/trivial1.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial2.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial2.ms
index b6334458517..b6334458517 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial2.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/trivial2.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial3.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial3.ms
index 1f23b496fb2..1f23b496fb2 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial3.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/trivial3.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial4.ms
index 6108160f962..6108160f962 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/trivial4.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.r b/sim/testsuite/cris/hw/rv-n-cris/trivial4.r
index b4896a0a281..b4896a0a281 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial4.r
+++ b/sim/testsuite/cris/hw/rv-n-cris/trivial4.r
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial5.ms b/sim/testsuite/cris/hw/rv-n-cris/trivial5.ms
index 849f17ebb45..849f17ebb45 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/trivial5.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/trivial5.ms
diff --git a/sim/testsuite/sim/cris/hw/rv-n-cris/wd1.ms b/sim/testsuite/cris/hw/rv-n-cris/wd1.ms
index 91af7fc1370..91af7fc1370 100644
--- a/sim/testsuite/sim/cris/hw/rv-n-cris/wd1.ms
+++ b/sim/testsuite/cris/hw/rv-n-cris/wd1.ms
diff --git a/sim/testsuite/sim/d10v/ChangeLog b/sim/testsuite/d10v/ChangeLog
index 5ca891021e6..5ca891021e6 100644
--- a/sim/testsuite/sim/d10v/ChangeLog
+++ b/sim/testsuite/d10v/ChangeLog
diff --git a/sim/testsuite/sim/d10v/allinsn.exp b/sim/testsuite/d10v/allinsn.exp
index 123509a3b99..123509a3b99 100644
--- a/sim/testsuite/sim/d10v/allinsn.exp
+++ b/sim/testsuite/d10v/allinsn.exp
diff --git a/sim/testsuite/sim/d10v/exit47.s b/sim/testsuite/d10v/exit47.s
index 8f2a6ee8003..8f2a6ee8003 100644
--- a/sim/testsuite/sim/d10v/exit47.s
+++ b/sim/testsuite/d10v/exit47.s
diff --git a/sim/testsuite/sim/d10v/hello.s b/sim/testsuite/d10v/hello.s
index 3e3557d7eb8..3e3557d7eb8 100644
--- a/sim/testsuite/sim/d10v/hello.s
+++ b/sim/testsuite/d10v/hello.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld-d.s b/sim/testsuite/d10v/t-ae-ld-d.s
index 511fbb072cf..511fbb072cf 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld-d.s
+++ b/sim/testsuite/d10v/t-ae-ld-d.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld-i.s b/sim/testsuite/d10v/t-ae-ld-i.s
index b9d10d16140..b9d10d16140 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld-i.s
+++ b/sim/testsuite/d10v/t-ae-ld-i.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld-id.s b/sim/testsuite/d10v/t-ae-ld-id.s
index ed86525d213..ed86525d213 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld-id.s
+++ b/sim/testsuite/d10v/t-ae-ld-id.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld-im.s b/sim/testsuite/d10v/t-ae-ld-im.s
index 42f87161876..42f87161876 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld-im.s
+++ b/sim/testsuite/d10v/t-ae-ld-im.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld-ip.s b/sim/testsuite/d10v/t-ae-ld-ip.s
index c163912ce5b..c163912ce5b 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld-ip.s
+++ b/sim/testsuite/d10v/t-ae-ld-ip.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-d.s b/sim/testsuite/d10v/t-ae-ld2w-d.s
index 1c81594f7ab..1c81594f7ab 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld2w-d.s
+++ b/sim/testsuite/d10v/t-ae-ld2w-d.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-i.s b/sim/testsuite/d10v/t-ae-ld2w-i.s
index 9547870fa43..9547870fa43 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld2w-i.s
+++ b/sim/testsuite/d10v/t-ae-ld2w-i.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-id.s b/sim/testsuite/d10v/t-ae-ld2w-id.s
index 2766388f188..2766388f188 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld2w-id.s
+++ b/sim/testsuite/d10v/t-ae-ld2w-id.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-im.s b/sim/testsuite/d10v/t-ae-ld2w-im.s
index c6946f3a998..c6946f3a998 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld2w-im.s
+++ b/sim/testsuite/d10v/t-ae-ld2w-im.s
diff --git a/sim/testsuite/sim/d10v/t-ae-ld2w-ip.s b/sim/testsuite/d10v/t-ae-ld2w-ip.s
index 6214853d7d5..6214853d7d5 100644
--- a/sim/testsuite/sim/d10v/t-ae-ld2w-ip.s
+++ b/sim/testsuite/d10v/t-ae-ld2w-ip.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st-d.s b/sim/testsuite/d10v/t-ae-st-d.s
index 99bd724b5d1..99bd724b5d1 100644
--- a/sim/testsuite/sim/d10v/t-ae-st-d.s
+++ b/sim/testsuite/d10v/t-ae-st-d.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st-i.s b/sim/testsuite/d10v/t-ae-st-i.s
index 5f0f9b44c41..5f0f9b44c41 100644
--- a/sim/testsuite/sim/d10v/t-ae-st-i.s
+++ b/sim/testsuite/d10v/t-ae-st-i.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st-id.s b/sim/testsuite/d10v/t-ae-st-id.s
index 9620fce1a0b..9620fce1a0b 100644
--- a/sim/testsuite/sim/d10v/t-ae-st-id.s
+++ b/sim/testsuite/d10v/t-ae-st-id.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st-im.s b/sim/testsuite/d10v/t-ae-st-im.s
index 0318243a8d4..0318243a8d4 100644
--- a/sim/testsuite/sim/d10v/t-ae-st-im.s
+++ b/sim/testsuite/d10v/t-ae-st-im.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st-ip.s b/sim/testsuite/d10v/t-ae-st-ip.s
index 78d9a1d7994..78d9a1d7994 100644
--- a/sim/testsuite/sim/d10v/t-ae-st-ip.s
+++ b/sim/testsuite/d10v/t-ae-st-ip.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st-is.s b/sim/testsuite/d10v/t-ae-st-is.s
index 08e1d7e5f3d..08e1d7e5f3d 100644
--- a/sim/testsuite/sim/d10v/t-ae-st-is.s
+++ b/sim/testsuite/d10v/t-ae-st-is.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-d.s b/sim/testsuite/d10v/t-ae-st2w-d.s
index 6f07a997581..6f07a997581 100644
--- a/sim/testsuite/sim/d10v/t-ae-st2w-d.s
+++ b/sim/testsuite/d10v/t-ae-st2w-d.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-i.s b/sim/testsuite/d10v/t-ae-st2w-i.s
index a629b759715..a629b759715 100644
--- a/sim/testsuite/sim/d10v/t-ae-st2w-i.s
+++ b/sim/testsuite/d10v/t-ae-st2w-i.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-id.s b/sim/testsuite/d10v/t-ae-st2w-id.s
index 91f231978d0..91f231978d0 100644
--- a/sim/testsuite/sim/d10v/t-ae-st2w-id.s
+++ b/sim/testsuite/d10v/t-ae-st2w-id.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-im.s b/sim/testsuite/d10v/t-ae-st2w-im.s
index f8cc7fb45fb..f8cc7fb45fb 100644
--- a/sim/testsuite/sim/d10v/t-ae-st2w-im.s
+++ b/sim/testsuite/d10v/t-ae-st2w-im.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-ip.s b/sim/testsuite/d10v/t-ae-st2w-ip.s
index 63c5abd5bd0..63c5abd5bd0 100644
--- a/sim/testsuite/sim/d10v/t-ae-st2w-ip.s
+++ b/sim/testsuite/d10v/t-ae-st2w-ip.s
diff --git a/sim/testsuite/sim/d10v/t-ae-st2w-is.s b/sim/testsuite/d10v/t-ae-st2w-is.s
index 190ab4223a0..190ab4223a0 100644
--- a/sim/testsuite/sim/d10v/t-ae-st2w-is.s
+++ b/sim/testsuite/d10v/t-ae-st2w-is.s
diff --git a/sim/testsuite/sim/d10v/t-dbt.s b/sim/testsuite/d10v/t-dbt.s
index 9b405b09c83..9b405b09c83 100644
--- a/sim/testsuite/sim/d10v/t-dbt.s
+++ b/sim/testsuite/d10v/t-dbt.s
diff --git a/sim/testsuite/sim/d10v/t-ld-st.s b/sim/testsuite/d10v/t-ld-st.s
index 4ae4f852e56..4ae4f852e56 100644
--- a/sim/testsuite/sim/d10v/t-ld-st.s
+++ b/sim/testsuite/d10v/t-ld-st.s
diff --git a/sim/testsuite/sim/d10v/t-mac.s b/sim/testsuite/d10v/t-mac.s
index 1b6e660c536..1b6e660c536 100644
--- a/sim/testsuite/sim/d10v/t-mac.s
+++ b/sim/testsuite/d10v/t-mac.s
diff --git a/sim/testsuite/sim/d10v/t-macros.i b/sim/testsuite/d10v/t-macros.i
index d6e155ce232..d6e155ce232 100644
--- a/sim/testsuite/sim/d10v/t-macros.i
+++ b/sim/testsuite/d10v/t-macros.i
diff --git a/sim/testsuite/sim/d10v/t-mod-ld-pre.s b/sim/testsuite/d10v/t-mod-ld-pre.s
index 7d75af2b877..7d75af2b877 100644
--- a/sim/testsuite/sim/d10v/t-mod-ld-pre.s
+++ b/sim/testsuite/d10v/t-mod-ld-pre.s
diff --git a/sim/testsuite/sim/d10v/t-msbu.s b/sim/testsuite/d10v/t-msbu.s
index 93b65a53979..93b65a53979 100644
--- a/sim/testsuite/sim/d10v/t-msbu.s
+++ b/sim/testsuite/d10v/t-msbu.s
diff --git a/sim/testsuite/sim/d10v/t-mulxu.s b/sim/testsuite/d10v/t-mulxu.s
index b0c14b6d6da..b0c14b6d6da 100644
--- a/sim/testsuite/sim/d10v/t-mulxu.s
+++ b/sim/testsuite/d10v/t-mulxu.s
diff --git a/sim/testsuite/sim/d10v/t-mvtac.s b/sim/testsuite/d10v/t-mvtac.s
index dc73403192d..dc73403192d 100644
--- a/sim/testsuite/sim/d10v/t-mvtac.s
+++ b/sim/testsuite/d10v/t-mvtac.s
diff --git a/sim/testsuite/sim/d10v/t-mvtc.s b/sim/testsuite/d10v/t-mvtc.s
index 0b463ae935f..0b463ae935f 100644
--- a/sim/testsuite/sim/d10v/t-mvtc.s
+++ b/sim/testsuite/d10v/t-mvtc.s
diff --git a/sim/testsuite/sim/d10v/t-rac.s b/sim/testsuite/d10v/t-rac.s
index a452299d581..a452299d581 100644
--- a/sim/testsuite/sim/d10v/t-rac.s
+++ b/sim/testsuite/d10v/t-rac.s
diff --git a/sim/testsuite/sim/d10v/t-rachi.s b/sim/testsuite/d10v/t-rachi.s
index 57589b5d96a..57589b5d96a 100644
--- a/sim/testsuite/sim/d10v/t-rachi.s
+++ b/sim/testsuite/d10v/t-rachi.s
diff --git a/sim/testsuite/sim/d10v/t-rdt.s b/sim/testsuite/d10v/t-rdt.s
index 947da8644d5..947da8644d5 100644
--- a/sim/testsuite/sim/d10v/t-rdt.s
+++ b/sim/testsuite/d10v/t-rdt.s
diff --git a/sim/testsuite/sim/d10v/t-rep.s b/sim/testsuite/d10v/t-rep.s
index 433aff1e4ef..433aff1e4ef 100644
--- a/sim/testsuite/sim/d10v/t-rep.s
+++ b/sim/testsuite/d10v/t-rep.s
diff --git a/sim/testsuite/sim/d10v/t-rie-xx.s b/sim/testsuite/d10v/t-rie-xx.s
index fa6b4fc383a..fa6b4fc383a 100644
--- a/sim/testsuite/sim/d10v/t-rie-xx.s
+++ b/sim/testsuite/d10v/t-rie-xx.s
diff --git a/sim/testsuite/sim/d10v/t-rte.s b/sim/testsuite/d10v/t-rte.s
index 392f11812f1..392f11812f1 100644
--- a/sim/testsuite/sim/d10v/t-rte.s
+++ b/sim/testsuite/d10v/t-rte.s
diff --git a/sim/testsuite/sim/d10v/t-sac.s b/sim/testsuite/d10v/t-sac.s
index 84c31d74c3b..84c31d74c3b 100644
--- a/sim/testsuite/sim/d10v/t-sac.s
+++ b/sim/testsuite/d10v/t-sac.s
diff --git a/sim/testsuite/sim/d10v/t-sachi.s b/sim/testsuite/d10v/t-sachi.s
index b9ed0e71a01..b9ed0e71a01 100644
--- a/sim/testsuite/sim/d10v/t-sachi.s
+++ b/sim/testsuite/d10v/t-sachi.s
diff --git a/sim/testsuite/sim/d10v/t-sadd.s b/sim/testsuite/d10v/t-sadd.s
index fb463d91737..fb463d91737 100644
--- a/sim/testsuite/sim/d10v/t-sadd.s
+++ b/sim/testsuite/d10v/t-sadd.s
diff --git a/sim/testsuite/sim/d10v/t-slae.s b/sim/testsuite/d10v/t-slae.s
index 8236fa2fd77..8236fa2fd77 100644
--- a/sim/testsuite/sim/d10v/t-slae.s
+++ b/sim/testsuite/d10v/t-slae.s
diff --git a/sim/testsuite/sim/d10v/t-sp.s b/sim/testsuite/d10v/t-sp.s
index df443b90487..df443b90487 100644
--- a/sim/testsuite/sim/d10v/t-sp.s
+++ b/sim/testsuite/d10v/t-sp.s
diff --git a/sim/testsuite/sim/d10v/t-sub.s b/sim/testsuite/d10v/t-sub.s
index 57b99e68efe..57b99e68efe 100644
--- a/sim/testsuite/sim/d10v/t-sub.s
+++ b/sim/testsuite/d10v/t-sub.s
diff --git a/sim/testsuite/sim/d10v/t-sub2w.s b/sim/testsuite/d10v/t-sub2w.s
index 5e8daee3518..5e8daee3518 100644
--- a/sim/testsuite/sim/d10v/t-sub2w.s
+++ b/sim/testsuite/d10v/t-sub2w.s
diff --git a/sim/testsuite/sim/d10v/t-subi.s b/sim/testsuite/d10v/t-subi.s
index dd4b2be61a5..dd4b2be61a5 100644
--- a/sim/testsuite/sim/d10v/t-subi.s
+++ b/sim/testsuite/d10v/t-subi.s
diff --git a/sim/testsuite/sim/d10v/t-trap.s b/sim/testsuite/d10v/t-trap.s
index 7e5336cbdf6..7e5336cbdf6 100644
--- a/sim/testsuite/sim/d10v/t-trap.s
+++ b/sim/testsuite/d10v/t-trap.s
diff --git a/sim/testsuite/sim/frv/ChangeLog b/sim/testsuite/frv/ChangeLog
index 66f027e4465..66f027e4465 100644
--- a/sim/testsuite/sim/frv/ChangeLog
+++ b/sim/testsuite/frv/ChangeLog
diff --git a/sim/testsuite/sim/frv/add.cgs b/sim/testsuite/frv/add.cgs
index 54fdfd5daa4..54fdfd5daa4 100644
--- a/sim/testsuite/sim/frv/add.cgs
+++ b/sim/testsuite/frv/add.cgs
diff --git a/sim/testsuite/sim/frv/add.pcgs b/sim/testsuite/frv/add.pcgs
index cf49976d440..cf49976d440 100644
--- a/sim/testsuite/sim/frv/add.pcgs
+++ b/sim/testsuite/frv/add.pcgs
diff --git a/sim/testsuite/sim/frv/addcc.cgs b/sim/testsuite/frv/addcc.cgs
index d2e33d8fa2a..d2e33d8fa2a 100644
--- a/sim/testsuite/sim/frv/addcc.cgs
+++ b/sim/testsuite/frv/addcc.cgs
diff --git a/sim/testsuite/sim/frv/addi.cgs b/sim/testsuite/frv/addi.cgs
index 3d60c5d9acf..3d60c5d9acf 100644
--- a/sim/testsuite/sim/frv/addi.cgs
+++ b/sim/testsuite/frv/addi.cgs
diff --git a/sim/testsuite/sim/frv/addicc.cgs b/sim/testsuite/frv/addicc.cgs
index 6f2a19760c4..6f2a19760c4 100644
--- a/sim/testsuite/sim/frv/addicc.cgs
+++ b/sim/testsuite/frv/addicc.cgs
diff --git a/sim/testsuite/sim/frv/addx.cgs b/sim/testsuite/frv/addx.cgs
index 259a694062f..259a694062f 100644
--- a/sim/testsuite/sim/frv/addx.cgs
+++ b/sim/testsuite/frv/addx.cgs
diff --git a/sim/testsuite/sim/frv/addxcc.cgs b/sim/testsuite/frv/addxcc.cgs
index 230c047d688..230c047d688 100644
--- a/sim/testsuite/sim/frv/addxcc.cgs
+++ b/sim/testsuite/frv/addxcc.cgs
diff --git a/sim/testsuite/sim/frv/addxi.cgs b/sim/testsuite/frv/addxi.cgs
index c36272a14ea..c36272a14ea 100644
--- a/sim/testsuite/sim/frv/addxi.cgs
+++ b/sim/testsuite/frv/addxi.cgs
diff --git a/sim/testsuite/sim/frv/addxicc.cgs b/sim/testsuite/frv/addxicc.cgs
index 831fec39bdf..831fec39bdf 100644
--- a/sim/testsuite/sim/frv/addxicc.cgs
+++ b/sim/testsuite/frv/addxicc.cgs
diff --git a/sim/testsuite/sim/frv/allinsn.exp b/sim/testsuite/frv/allinsn.exp
index b7f9fe2ad06..b7f9fe2ad06 100644
--- a/sim/testsuite/sim/frv/allinsn.exp
+++ b/sim/testsuite/frv/allinsn.exp
diff --git a/sim/testsuite/sim/frv/and.cgs b/sim/testsuite/frv/and.cgs
index a1773f1e3de..a1773f1e3de 100644
--- a/sim/testsuite/sim/frv/and.cgs
+++ b/sim/testsuite/frv/and.cgs
diff --git a/sim/testsuite/sim/frv/andcc.cgs b/sim/testsuite/frv/andcc.cgs
index a2a04d2c0ca..a2a04d2c0ca 100644
--- a/sim/testsuite/sim/frv/andcc.cgs
+++ b/sim/testsuite/frv/andcc.cgs
diff --git a/sim/testsuite/sim/frv/andcr.cgs b/sim/testsuite/frv/andcr.cgs
index 9fbbaffb8b0..9fbbaffb8b0 100644
--- a/sim/testsuite/sim/frv/andcr.cgs
+++ b/sim/testsuite/frv/andcr.cgs
diff --git a/sim/testsuite/sim/frv/andi.cgs b/sim/testsuite/frv/andi.cgs
index e9fdf75b4d5..e9fdf75b4d5 100644
--- a/sim/testsuite/sim/frv/andi.cgs
+++ b/sim/testsuite/frv/andi.cgs
diff --git a/sim/testsuite/sim/frv/andicc.cgs b/sim/testsuite/frv/andicc.cgs
index 650805975ad..650805975ad 100644
--- a/sim/testsuite/sim/frv/andicc.cgs
+++ b/sim/testsuite/frv/andicc.cgs
diff --git a/sim/testsuite/sim/frv/andncr.cgs b/sim/testsuite/frv/andncr.cgs
index 31fd1f78d0d..31fd1f78d0d 100644
--- a/sim/testsuite/sim/frv/andncr.cgs
+++ b/sim/testsuite/frv/andncr.cgs
diff --git a/sim/testsuite/sim/frv/bar.cgs b/sim/testsuite/frv/bar.cgs
index df6a9caf6ec..df6a9caf6ec 100644
--- a/sim/testsuite/sim/frv/bar.cgs
+++ b/sim/testsuite/frv/bar.cgs
diff --git a/sim/testsuite/sim/frv/bc.cgs b/sim/testsuite/frv/bc.cgs
index a5c612ccc9a..a5c612ccc9a 100644
--- a/sim/testsuite/sim/frv/bc.cgs
+++ b/sim/testsuite/frv/bc.cgs
diff --git a/sim/testsuite/sim/frv/bcclr.cgs b/sim/testsuite/frv/bcclr.cgs
index 248be13491a..248be13491a 100644
--- a/sim/testsuite/sim/frv/bcclr.cgs
+++ b/sim/testsuite/frv/bcclr.cgs
diff --git a/sim/testsuite/sim/frv/bceqlr.cgs b/sim/testsuite/frv/bceqlr.cgs
index bacabf417ec..bacabf417ec 100644
--- a/sim/testsuite/sim/frv/bceqlr.cgs
+++ b/sim/testsuite/frv/bceqlr.cgs
diff --git a/sim/testsuite/sim/frv/bcgelr.cgs b/sim/testsuite/frv/bcgelr.cgs
index 72bd37450fd..72bd37450fd 100644
--- a/sim/testsuite/sim/frv/bcgelr.cgs
+++ b/sim/testsuite/frv/bcgelr.cgs
diff --git a/sim/testsuite/sim/frv/bcgtlr.cgs b/sim/testsuite/frv/bcgtlr.cgs
index edffed83327..edffed83327 100644
--- a/sim/testsuite/sim/frv/bcgtlr.cgs
+++ b/sim/testsuite/frv/bcgtlr.cgs
diff --git a/sim/testsuite/sim/frv/bchilr.cgs b/sim/testsuite/frv/bchilr.cgs
index ea7e2f4bac5..ea7e2f4bac5 100644
--- a/sim/testsuite/sim/frv/bchilr.cgs
+++ b/sim/testsuite/frv/bchilr.cgs
diff --git a/sim/testsuite/sim/frv/bclelr.cgs b/sim/testsuite/frv/bclelr.cgs
index 6668c77684b..6668c77684b 100644
--- a/sim/testsuite/sim/frv/bclelr.cgs
+++ b/sim/testsuite/frv/bclelr.cgs
diff --git a/sim/testsuite/sim/frv/bclr.cgs b/sim/testsuite/frv/bclr.cgs
index d36563b618d..d36563b618d 100644
--- a/sim/testsuite/sim/frv/bclr.cgs
+++ b/sim/testsuite/frv/bclr.cgs
diff --git a/sim/testsuite/sim/frv/bclslr.cgs b/sim/testsuite/frv/bclslr.cgs
index 37b91bc105d..37b91bc105d 100644
--- a/sim/testsuite/sim/frv/bclslr.cgs
+++ b/sim/testsuite/frv/bclslr.cgs
diff --git a/sim/testsuite/sim/frv/bcltlr.cgs b/sim/testsuite/frv/bcltlr.cgs
index 0ba6bfa8aaf..0ba6bfa8aaf 100644
--- a/sim/testsuite/sim/frv/bcltlr.cgs
+++ b/sim/testsuite/frv/bcltlr.cgs
diff --git a/sim/testsuite/sim/frv/bcnclr.cgs b/sim/testsuite/frv/bcnclr.cgs
index 51824a6295d..51824a6295d 100644
--- a/sim/testsuite/sim/frv/bcnclr.cgs
+++ b/sim/testsuite/frv/bcnclr.cgs
diff --git a/sim/testsuite/sim/frv/bcnelr.cgs b/sim/testsuite/frv/bcnelr.cgs
index 55be2d3c156..55be2d3c156 100644
--- a/sim/testsuite/sim/frv/bcnelr.cgs
+++ b/sim/testsuite/frv/bcnelr.cgs
diff --git a/sim/testsuite/sim/frv/bcnlr.cgs b/sim/testsuite/frv/bcnlr.cgs
index 8ddfcaa33d0..8ddfcaa33d0 100644
--- a/sim/testsuite/sim/frv/bcnlr.cgs
+++ b/sim/testsuite/frv/bcnlr.cgs
diff --git a/sim/testsuite/sim/frv/bcnolr.cgs b/sim/testsuite/frv/bcnolr.cgs
index 04f0b8dbd84..04f0b8dbd84 100644
--- a/sim/testsuite/sim/frv/bcnolr.cgs
+++ b/sim/testsuite/frv/bcnolr.cgs
diff --git a/sim/testsuite/sim/frv/bcnvlr.cgs b/sim/testsuite/frv/bcnvlr.cgs
index 24515575ee5..24515575ee5 100644
--- a/sim/testsuite/sim/frv/bcnvlr.cgs
+++ b/sim/testsuite/frv/bcnvlr.cgs
diff --git a/sim/testsuite/sim/frv/bcplr.cgs b/sim/testsuite/frv/bcplr.cgs
index fef3ccbadbe..fef3ccbadbe 100644
--- a/sim/testsuite/sim/frv/bcplr.cgs
+++ b/sim/testsuite/frv/bcplr.cgs
diff --git a/sim/testsuite/sim/frv/bcralr.cgs b/sim/testsuite/frv/bcralr.cgs
index 612363d62a7..612363d62a7 100644
--- a/sim/testsuite/sim/frv/bcralr.cgs
+++ b/sim/testsuite/frv/bcralr.cgs
diff --git a/sim/testsuite/sim/frv/bctrlr.cgs b/sim/testsuite/frv/bctrlr.cgs
index b00cb97aaf8..b00cb97aaf8 100644
--- a/sim/testsuite/sim/frv/bctrlr.cgs
+++ b/sim/testsuite/frv/bctrlr.cgs
diff --git a/sim/testsuite/sim/frv/bcvlr.cgs b/sim/testsuite/frv/bcvlr.cgs
index b25d646092d..b25d646092d 100644
--- a/sim/testsuite/sim/frv/bcvlr.cgs
+++ b/sim/testsuite/frv/bcvlr.cgs
diff --git a/sim/testsuite/sim/frv/beq.cgs b/sim/testsuite/frv/beq.cgs
index b3706dc09e0..b3706dc09e0 100644
--- a/sim/testsuite/sim/frv/beq.cgs
+++ b/sim/testsuite/frv/beq.cgs
diff --git a/sim/testsuite/sim/frv/beqlr.cgs b/sim/testsuite/frv/beqlr.cgs
index 772b9faf197..772b9faf197 100644
--- a/sim/testsuite/sim/frv/beqlr.cgs
+++ b/sim/testsuite/frv/beqlr.cgs
diff --git a/sim/testsuite/sim/frv/bge.cgs b/sim/testsuite/frv/bge.cgs
index 7ebead7e5ee..7ebead7e5ee 100644
--- a/sim/testsuite/sim/frv/bge.cgs
+++ b/sim/testsuite/frv/bge.cgs
diff --git a/sim/testsuite/sim/frv/bgelr.cgs b/sim/testsuite/frv/bgelr.cgs
index 806770a2c27..806770a2c27 100644
--- a/sim/testsuite/sim/frv/bgelr.cgs
+++ b/sim/testsuite/frv/bgelr.cgs
diff --git a/sim/testsuite/sim/frv/bgt.cgs b/sim/testsuite/frv/bgt.cgs
index 98b1b17fadb..98b1b17fadb 100644
--- a/sim/testsuite/sim/frv/bgt.cgs
+++ b/sim/testsuite/frv/bgt.cgs
diff --git a/sim/testsuite/sim/frv/bgtlr.cgs b/sim/testsuite/frv/bgtlr.cgs
index ad44a2ce2b1..ad44a2ce2b1 100644
--- a/sim/testsuite/sim/frv/bgtlr.cgs
+++ b/sim/testsuite/frv/bgtlr.cgs
diff --git a/sim/testsuite/sim/frv/bhi.cgs b/sim/testsuite/frv/bhi.cgs
index a92c0c0b307..a92c0c0b307 100644
--- a/sim/testsuite/sim/frv/bhi.cgs
+++ b/sim/testsuite/frv/bhi.cgs
diff --git a/sim/testsuite/sim/frv/bhilr.cgs b/sim/testsuite/frv/bhilr.cgs
index 927643b2170..927643b2170 100644
--- a/sim/testsuite/sim/frv/bhilr.cgs
+++ b/sim/testsuite/frv/bhilr.cgs
diff --git a/sim/testsuite/sim/frv/ble.cgs b/sim/testsuite/frv/ble.cgs
index c3587663606..c3587663606 100644
--- a/sim/testsuite/sim/frv/ble.cgs
+++ b/sim/testsuite/frv/ble.cgs
diff --git a/sim/testsuite/sim/frv/blelr.cgs b/sim/testsuite/frv/blelr.cgs
index dbb8e84539a..dbb8e84539a 100644
--- a/sim/testsuite/sim/frv/blelr.cgs
+++ b/sim/testsuite/frv/blelr.cgs
diff --git a/sim/testsuite/sim/frv/bls.cgs b/sim/testsuite/frv/bls.cgs
index e868de62af3..e868de62af3 100644
--- a/sim/testsuite/sim/frv/bls.cgs
+++ b/sim/testsuite/frv/bls.cgs
diff --git a/sim/testsuite/sim/frv/blslr.cgs b/sim/testsuite/frv/blslr.cgs
index 5166c52a54c..5166c52a54c 100644
--- a/sim/testsuite/sim/frv/blslr.cgs
+++ b/sim/testsuite/frv/blslr.cgs
diff --git a/sim/testsuite/sim/frv/blt.cgs b/sim/testsuite/frv/blt.cgs
index 639f9710a43..639f9710a43 100644
--- a/sim/testsuite/sim/frv/blt.cgs
+++ b/sim/testsuite/frv/blt.cgs
diff --git a/sim/testsuite/sim/frv/bltlr.cgs b/sim/testsuite/frv/bltlr.cgs
index fcf04b5db7a..fcf04b5db7a 100644
--- a/sim/testsuite/sim/frv/bltlr.cgs
+++ b/sim/testsuite/frv/bltlr.cgs
diff --git a/sim/testsuite/sim/frv/bn.cgs b/sim/testsuite/frv/bn.cgs
index e5ff3977bb4..e5ff3977bb4 100644
--- a/sim/testsuite/sim/frv/bn.cgs
+++ b/sim/testsuite/frv/bn.cgs
diff --git a/sim/testsuite/sim/frv/bnc.cgs b/sim/testsuite/frv/bnc.cgs
index 6f14e6cd550..6f14e6cd550 100644
--- a/sim/testsuite/sim/frv/bnc.cgs
+++ b/sim/testsuite/frv/bnc.cgs
diff --git a/sim/testsuite/sim/frv/bnclr.cgs b/sim/testsuite/frv/bnclr.cgs
index d24f8eb5463..d24f8eb5463 100644
--- a/sim/testsuite/sim/frv/bnclr.cgs
+++ b/sim/testsuite/frv/bnclr.cgs
diff --git a/sim/testsuite/sim/frv/bne.cgs b/sim/testsuite/frv/bne.cgs
index f0f08945358..f0f08945358 100644
--- a/sim/testsuite/sim/frv/bne.cgs
+++ b/sim/testsuite/frv/bne.cgs
diff --git a/sim/testsuite/sim/frv/bnelr.cgs b/sim/testsuite/frv/bnelr.cgs
index 7a477b844e6..7a477b844e6 100644
--- a/sim/testsuite/sim/frv/bnelr.cgs
+++ b/sim/testsuite/frv/bnelr.cgs
diff --git a/sim/testsuite/sim/frv/bnlr.cgs b/sim/testsuite/frv/bnlr.cgs
index de32b051694..de32b051694 100644
--- a/sim/testsuite/sim/frv/bnlr.cgs
+++ b/sim/testsuite/frv/bnlr.cgs
diff --git a/sim/testsuite/sim/frv/bno.cgs b/sim/testsuite/frv/bno.cgs
index 005e4224437..005e4224437 100644
--- a/sim/testsuite/sim/frv/bno.cgs
+++ b/sim/testsuite/frv/bno.cgs
diff --git a/sim/testsuite/sim/frv/bnolr.cgs b/sim/testsuite/frv/bnolr.cgs
index ae69f6fa495..ae69f6fa495 100644
--- a/sim/testsuite/sim/frv/bnolr.cgs
+++ b/sim/testsuite/frv/bnolr.cgs
diff --git a/sim/testsuite/sim/frv/bnv.cgs b/sim/testsuite/frv/bnv.cgs
index 29ec57a1ded..29ec57a1ded 100644
--- a/sim/testsuite/sim/frv/bnv.cgs
+++ b/sim/testsuite/frv/bnv.cgs
diff --git a/sim/testsuite/sim/frv/bnvlr.cgs b/sim/testsuite/frv/bnvlr.cgs
index de40f9cf5fb..de40f9cf5fb 100644
--- a/sim/testsuite/sim/frv/bnvlr.cgs
+++ b/sim/testsuite/frv/bnvlr.cgs
diff --git a/sim/testsuite/sim/frv/bp.cgs b/sim/testsuite/frv/bp.cgs
index 0bc1e7fb8b9..0bc1e7fb8b9 100644
--- a/sim/testsuite/sim/frv/bp.cgs
+++ b/sim/testsuite/frv/bp.cgs
diff --git a/sim/testsuite/sim/frv/bplr.cgs b/sim/testsuite/frv/bplr.cgs
index 2bd9bb6ec67..2bd9bb6ec67 100644
--- a/sim/testsuite/sim/frv/bplr.cgs
+++ b/sim/testsuite/frv/bplr.cgs
diff --git a/sim/testsuite/sim/frv/bra.cgs b/sim/testsuite/frv/bra.cgs
index e6b312b1372..e6b312b1372 100644
--- a/sim/testsuite/sim/frv/bra.cgs
+++ b/sim/testsuite/frv/bra.cgs
diff --git a/sim/testsuite/sim/frv/bralr.cgs b/sim/testsuite/frv/bralr.cgs
index 39282099947..39282099947 100644
--- a/sim/testsuite/sim/frv/bralr.cgs
+++ b/sim/testsuite/frv/bralr.cgs
diff --git a/sim/testsuite/sim/frv/branch.pcgs b/sim/testsuite/frv/branch.pcgs
index 013b0badad2..013b0badad2 100644
--- a/sim/testsuite/sim/frv/branch.pcgs
+++ b/sim/testsuite/frv/branch.pcgs
diff --git a/sim/testsuite/sim/frv/break.cgs b/sim/testsuite/frv/break.cgs
index b2a61a05be0..b2a61a05be0 100644
--- a/sim/testsuite/sim/frv/break.cgs
+++ b/sim/testsuite/frv/break.cgs
diff --git a/sim/testsuite/sim/frv/bv.cgs b/sim/testsuite/frv/bv.cgs
index e2f8174063f..e2f8174063f 100644
--- a/sim/testsuite/sim/frv/bv.cgs
+++ b/sim/testsuite/frv/bv.cgs
diff --git a/sim/testsuite/sim/frv/bvlr.cgs b/sim/testsuite/frv/bvlr.cgs
index b7ba9d88ac5..b7ba9d88ac5 100644
--- a/sim/testsuite/sim/frv/bvlr.cgs
+++ b/sim/testsuite/frv/bvlr.cgs
diff --git a/sim/testsuite/sim/frv/cache.ms b/sim/testsuite/frv/cache.ms
index 5b93f010002..5b93f010002 100644
--- a/sim/testsuite/sim/frv/cache.ms
+++ b/sim/testsuite/frv/cache.ms
diff --git a/sim/testsuite/sim/frv/cadd.cgs b/sim/testsuite/frv/cadd.cgs
index 291b8fb6675..291b8fb6675 100644
--- a/sim/testsuite/sim/frv/cadd.cgs
+++ b/sim/testsuite/frv/cadd.cgs
diff --git a/sim/testsuite/sim/frv/caddcc.cgs b/sim/testsuite/frv/caddcc.cgs
index ddfd41e359b..ddfd41e359b 100644
--- a/sim/testsuite/sim/frv/caddcc.cgs
+++ b/sim/testsuite/frv/caddcc.cgs
diff --git a/sim/testsuite/sim/frv/call.cgs b/sim/testsuite/frv/call.cgs
index 5f0d7677bcc..5f0d7677bcc 100644
--- a/sim/testsuite/sim/frv/call.cgs
+++ b/sim/testsuite/frv/call.cgs
diff --git a/sim/testsuite/sim/frv/call.pcgs b/sim/testsuite/frv/call.pcgs
index 7f452c664f6..7f452c664f6 100644
--- a/sim/testsuite/sim/frv/call.pcgs
+++ b/sim/testsuite/frv/call.pcgs
diff --git a/sim/testsuite/sim/frv/callil.cgs b/sim/testsuite/frv/callil.cgs
index eac63e86a49..eac63e86a49 100644
--- a/sim/testsuite/sim/frv/callil.cgs
+++ b/sim/testsuite/frv/callil.cgs
diff --git a/sim/testsuite/sim/frv/calll.cgs b/sim/testsuite/frv/calll.cgs
index eee73bc2a97..eee73bc2a97 100644
--- a/sim/testsuite/sim/frv/calll.cgs
+++ b/sim/testsuite/frv/calll.cgs
diff --git a/sim/testsuite/sim/frv/cand.cgs b/sim/testsuite/frv/cand.cgs
index 6113593c24f..6113593c24f 100644
--- a/sim/testsuite/sim/frv/cand.cgs
+++ b/sim/testsuite/frv/cand.cgs
diff --git a/sim/testsuite/sim/frv/candcc.cgs b/sim/testsuite/frv/candcc.cgs
index c16df73ec29..c16df73ec29 100644
--- a/sim/testsuite/sim/frv/candcc.cgs
+++ b/sim/testsuite/frv/candcc.cgs
diff --git a/sim/testsuite/sim/frv/ccalll.cgs b/sim/testsuite/frv/ccalll.cgs
index dcfd300079c..dcfd300079c 100644
--- a/sim/testsuite/sim/frv/ccalll.cgs
+++ b/sim/testsuite/frv/ccalll.cgs
diff --git a/sim/testsuite/sim/frv/cckc.cgs b/sim/testsuite/frv/cckc.cgs
index 70eabee5ce9..70eabee5ce9 100644
--- a/sim/testsuite/sim/frv/cckc.cgs
+++ b/sim/testsuite/frv/cckc.cgs
diff --git a/sim/testsuite/sim/frv/cckeq.cgs b/sim/testsuite/frv/cckeq.cgs
index 2c86f1858d5..2c86f1858d5 100644
--- a/sim/testsuite/sim/frv/cckeq.cgs
+++ b/sim/testsuite/frv/cckeq.cgs
diff --git a/sim/testsuite/sim/frv/cckge.cgs b/sim/testsuite/frv/cckge.cgs
index 6938f1e8e67..6938f1e8e67 100644
--- a/sim/testsuite/sim/frv/cckge.cgs
+++ b/sim/testsuite/frv/cckge.cgs
diff --git a/sim/testsuite/sim/frv/cckgt.cgs b/sim/testsuite/frv/cckgt.cgs
index e0745dd4433..e0745dd4433 100644
--- a/sim/testsuite/sim/frv/cckgt.cgs
+++ b/sim/testsuite/frv/cckgt.cgs
diff --git a/sim/testsuite/sim/frv/cckhi.cgs b/sim/testsuite/frv/cckhi.cgs
index 4741f5ac3a4..4741f5ac3a4 100644
--- a/sim/testsuite/sim/frv/cckhi.cgs
+++ b/sim/testsuite/frv/cckhi.cgs
diff --git a/sim/testsuite/sim/frv/cckle.cgs b/sim/testsuite/frv/cckle.cgs
index 9d8821414f7..9d8821414f7 100644
--- a/sim/testsuite/sim/frv/cckle.cgs
+++ b/sim/testsuite/frv/cckle.cgs
diff --git a/sim/testsuite/sim/frv/cckls.cgs b/sim/testsuite/frv/cckls.cgs
index a78b7799add..a78b7799add 100644
--- a/sim/testsuite/sim/frv/cckls.cgs
+++ b/sim/testsuite/frv/cckls.cgs
diff --git a/sim/testsuite/sim/frv/ccklt.cgs b/sim/testsuite/frv/ccklt.cgs
index c14c6328694..c14c6328694 100644
--- a/sim/testsuite/sim/frv/ccklt.cgs
+++ b/sim/testsuite/frv/ccklt.cgs
diff --git a/sim/testsuite/sim/frv/cckn.cgs b/sim/testsuite/frv/cckn.cgs
index d4231246d8d..d4231246d8d 100644
--- a/sim/testsuite/sim/frv/cckn.cgs
+++ b/sim/testsuite/frv/cckn.cgs
diff --git a/sim/testsuite/sim/frv/ccknc.cgs b/sim/testsuite/frv/ccknc.cgs
index 0478f271ec5..0478f271ec5 100644
--- a/sim/testsuite/sim/frv/ccknc.cgs
+++ b/sim/testsuite/frv/ccknc.cgs
diff --git a/sim/testsuite/sim/frv/cckne.cgs b/sim/testsuite/frv/cckne.cgs
index d8af1e34cf6..d8af1e34cf6 100644
--- a/sim/testsuite/sim/frv/cckne.cgs
+++ b/sim/testsuite/frv/cckne.cgs
diff --git a/sim/testsuite/sim/frv/cckno.cgs b/sim/testsuite/frv/cckno.cgs
index 8c3c9274183..8c3c9274183 100644
--- a/sim/testsuite/sim/frv/cckno.cgs
+++ b/sim/testsuite/frv/cckno.cgs
diff --git a/sim/testsuite/sim/frv/ccknv.cgs b/sim/testsuite/frv/ccknv.cgs
index 333edca9d83..333edca9d83 100644
--- a/sim/testsuite/sim/frv/ccknv.cgs
+++ b/sim/testsuite/frv/ccknv.cgs
diff --git a/sim/testsuite/sim/frv/cckp.cgs b/sim/testsuite/frv/cckp.cgs
index 53570d98905..53570d98905 100644
--- a/sim/testsuite/sim/frv/cckp.cgs
+++ b/sim/testsuite/frv/cckp.cgs
diff --git a/sim/testsuite/sim/frv/cckra.cgs b/sim/testsuite/frv/cckra.cgs
index c0b27fca15b..c0b27fca15b 100644
--- a/sim/testsuite/sim/frv/cckra.cgs
+++ b/sim/testsuite/frv/cckra.cgs
diff --git a/sim/testsuite/sim/frv/cckv.cgs b/sim/testsuite/frv/cckv.cgs
index 9ebb6e353a4..9ebb6e353a4 100644
--- a/sim/testsuite/sim/frv/cckv.cgs
+++ b/sim/testsuite/frv/cckv.cgs
diff --git a/sim/testsuite/sim/frv/ccmp.cgs b/sim/testsuite/frv/ccmp.cgs
index 52d5310499e..52d5310499e 100644
--- a/sim/testsuite/sim/frv/ccmp.cgs
+++ b/sim/testsuite/frv/ccmp.cgs
diff --git a/sim/testsuite/sim/frv/cfabss.cgs b/sim/testsuite/frv/cfabss.cgs
index 752a40bdbf2..752a40bdbf2 100644
--- a/sim/testsuite/sim/frv/cfabss.cgs
+++ b/sim/testsuite/frv/cfabss.cgs
diff --git a/sim/testsuite/sim/frv/cfadds.cgs b/sim/testsuite/frv/cfadds.cgs
index 158ac930455..158ac930455 100644
--- a/sim/testsuite/sim/frv/cfadds.cgs
+++ b/sim/testsuite/frv/cfadds.cgs
diff --git a/sim/testsuite/sim/frv/cfckeq.cgs b/sim/testsuite/frv/cfckeq.cgs
index 467568af55e..467568af55e 100644
--- a/sim/testsuite/sim/frv/cfckeq.cgs
+++ b/sim/testsuite/frv/cfckeq.cgs
diff --git a/sim/testsuite/sim/frv/cfckge.cgs b/sim/testsuite/frv/cfckge.cgs
index ba2de9510e7..ba2de9510e7 100644
--- a/sim/testsuite/sim/frv/cfckge.cgs
+++ b/sim/testsuite/frv/cfckge.cgs
diff --git a/sim/testsuite/sim/frv/cfckgt.cgs b/sim/testsuite/frv/cfckgt.cgs
index 7858c1772a6..7858c1772a6 100644
--- a/sim/testsuite/sim/frv/cfckgt.cgs
+++ b/sim/testsuite/frv/cfckgt.cgs
diff --git a/sim/testsuite/sim/frv/cfckle.cgs b/sim/testsuite/frv/cfckle.cgs
index fb2b1b85e13..fb2b1b85e13 100644
--- a/sim/testsuite/sim/frv/cfckle.cgs
+++ b/sim/testsuite/frv/cfckle.cgs
diff --git a/sim/testsuite/sim/frv/cfcklg.cgs b/sim/testsuite/frv/cfcklg.cgs
index 22deb52f38d..22deb52f38d 100644
--- a/sim/testsuite/sim/frv/cfcklg.cgs
+++ b/sim/testsuite/frv/cfcklg.cgs
diff --git a/sim/testsuite/sim/frv/cfcklt.cgs b/sim/testsuite/frv/cfcklt.cgs
index ffabcd2628b..ffabcd2628b 100644
--- a/sim/testsuite/sim/frv/cfcklt.cgs
+++ b/sim/testsuite/frv/cfcklt.cgs
diff --git a/sim/testsuite/sim/frv/cfckne.cgs b/sim/testsuite/frv/cfckne.cgs
index da6846fa30e..da6846fa30e 100644
--- a/sim/testsuite/sim/frv/cfckne.cgs
+++ b/sim/testsuite/frv/cfckne.cgs
diff --git a/sim/testsuite/sim/frv/cfckno.cgs b/sim/testsuite/frv/cfckno.cgs
index 56819604070..56819604070 100644
--- a/sim/testsuite/sim/frv/cfckno.cgs
+++ b/sim/testsuite/frv/cfckno.cgs
diff --git a/sim/testsuite/sim/frv/cfcko.cgs b/sim/testsuite/frv/cfcko.cgs
index ac55fc3e7ac..ac55fc3e7ac 100644
--- a/sim/testsuite/sim/frv/cfcko.cgs
+++ b/sim/testsuite/frv/cfcko.cgs
diff --git a/sim/testsuite/sim/frv/cfckra.cgs b/sim/testsuite/frv/cfckra.cgs
index 0cabd8f47c1..0cabd8f47c1 100644
--- a/sim/testsuite/sim/frv/cfckra.cgs
+++ b/sim/testsuite/frv/cfckra.cgs
diff --git a/sim/testsuite/sim/frv/cfcku.cgs b/sim/testsuite/frv/cfcku.cgs
index 0f56e7e74c6..0f56e7e74c6 100644
--- a/sim/testsuite/sim/frv/cfcku.cgs
+++ b/sim/testsuite/frv/cfcku.cgs
diff --git a/sim/testsuite/sim/frv/cfckue.cgs b/sim/testsuite/frv/cfckue.cgs
index 447c2bac3ed..447c2bac3ed 100644
--- a/sim/testsuite/sim/frv/cfckue.cgs
+++ b/sim/testsuite/frv/cfckue.cgs
diff --git a/sim/testsuite/sim/frv/cfckug.cgs b/sim/testsuite/frv/cfckug.cgs
index 7442f84a457..7442f84a457 100644
--- a/sim/testsuite/sim/frv/cfckug.cgs
+++ b/sim/testsuite/frv/cfckug.cgs
diff --git a/sim/testsuite/sim/frv/cfckuge.cgs b/sim/testsuite/frv/cfckuge.cgs
index 8eaf92fd406..8eaf92fd406 100644
--- a/sim/testsuite/sim/frv/cfckuge.cgs
+++ b/sim/testsuite/frv/cfckuge.cgs
diff --git a/sim/testsuite/sim/frv/cfckul.cgs b/sim/testsuite/frv/cfckul.cgs
index 5945a8a7ce0..5945a8a7ce0 100644
--- a/sim/testsuite/sim/frv/cfckul.cgs
+++ b/sim/testsuite/frv/cfckul.cgs
diff --git a/sim/testsuite/sim/frv/cfckule.cgs b/sim/testsuite/frv/cfckule.cgs
index aaf655e8430..aaf655e8430 100644
--- a/sim/testsuite/sim/frv/cfckule.cgs
+++ b/sim/testsuite/frv/cfckule.cgs
diff --git a/sim/testsuite/sim/frv/cfcmps.cgs b/sim/testsuite/frv/cfcmps.cgs
index 168e618853b..168e618853b 100644
--- a/sim/testsuite/sim/frv/cfcmps.cgs
+++ b/sim/testsuite/frv/cfcmps.cgs
diff --git a/sim/testsuite/sim/frv/cfdivs.cgs b/sim/testsuite/frv/cfdivs.cgs
index e776f800ec3..e776f800ec3 100644
--- a/sim/testsuite/sim/frv/cfdivs.cgs
+++ b/sim/testsuite/frv/cfdivs.cgs
diff --git a/sim/testsuite/sim/frv/cfitos.cgs b/sim/testsuite/frv/cfitos.cgs
index b24184e65c0..b24184e65c0 100644
--- a/sim/testsuite/sim/frv/cfitos.cgs
+++ b/sim/testsuite/frv/cfitos.cgs
diff --git a/sim/testsuite/sim/frv/cfmadds.cgs b/sim/testsuite/frv/cfmadds.cgs
index a30f7bfd87d..a30f7bfd87d 100644
--- a/sim/testsuite/sim/frv/cfmadds.cgs
+++ b/sim/testsuite/frv/cfmadds.cgs
diff --git a/sim/testsuite/sim/frv/cfmas.cgs b/sim/testsuite/frv/cfmas.cgs
index 8c0dc05f65d..8c0dc05f65d 100644
--- a/sim/testsuite/sim/frv/cfmas.cgs
+++ b/sim/testsuite/frv/cfmas.cgs
diff --git a/sim/testsuite/sim/frv/cfmovs.cgs b/sim/testsuite/frv/cfmovs.cgs
index 310bac36541..310bac36541 100644
--- a/sim/testsuite/sim/frv/cfmovs.cgs
+++ b/sim/testsuite/frv/cfmovs.cgs
diff --git a/sim/testsuite/sim/frv/cfmss.cgs b/sim/testsuite/frv/cfmss.cgs
index c31fba3bfba..c31fba3bfba 100644
--- a/sim/testsuite/sim/frv/cfmss.cgs
+++ b/sim/testsuite/frv/cfmss.cgs
diff --git a/sim/testsuite/sim/frv/cfmsubs.cgs b/sim/testsuite/frv/cfmsubs.cgs
index bc74da41b03..bc74da41b03 100644
--- a/sim/testsuite/sim/frv/cfmsubs.cgs
+++ b/sim/testsuite/frv/cfmsubs.cgs
diff --git a/sim/testsuite/sim/frv/cfmuls.cgs b/sim/testsuite/frv/cfmuls.cgs
index 773c95a60e7..773c95a60e7 100644
--- a/sim/testsuite/sim/frv/cfmuls.cgs
+++ b/sim/testsuite/frv/cfmuls.cgs
diff --git a/sim/testsuite/sim/frv/cfnegs.cgs b/sim/testsuite/frv/cfnegs.cgs
index c1f2b256897..c1f2b256897 100644
--- a/sim/testsuite/sim/frv/cfnegs.cgs
+++ b/sim/testsuite/frv/cfnegs.cgs
diff --git a/sim/testsuite/sim/frv/cfsqrts.cgs b/sim/testsuite/frv/cfsqrts.cgs
index ee7a9a56297..ee7a9a56297 100644
--- a/sim/testsuite/sim/frv/cfsqrts.cgs
+++ b/sim/testsuite/frv/cfsqrts.cgs
diff --git a/sim/testsuite/sim/frv/cfstoi.cgs b/sim/testsuite/frv/cfstoi.cgs
index 9ba8d126fe1..9ba8d126fe1 100644
--- a/sim/testsuite/sim/frv/cfstoi.cgs
+++ b/sim/testsuite/frv/cfstoi.cgs
diff --git a/sim/testsuite/sim/frv/cfsubs.cgs b/sim/testsuite/frv/cfsubs.cgs
index 3bc7db1ea68..3bc7db1ea68 100644
--- a/sim/testsuite/sim/frv/cfsubs.cgs
+++ b/sim/testsuite/frv/cfsubs.cgs
diff --git a/sim/testsuite/sim/frv/cjmpl.cgs b/sim/testsuite/frv/cjmpl.cgs
index df7be86ac14..df7be86ac14 100644
--- a/sim/testsuite/sim/frv/cjmpl.cgs
+++ b/sim/testsuite/frv/cjmpl.cgs
diff --git a/sim/testsuite/sim/frv/ckc.cgs b/sim/testsuite/frv/ckc.cgs
index a849dd48376..a849dd48376 100644
--- a/sim/testsuite/sim/frv/ckc.cgs
+++ b/sim/testsuite/frv/ckc.cgs
diff --git a/sim/testsuite/sim/frv/ckeq.cgs b/sim/testsuite/frv/ckeq.cgs
index 241dc9d0c3c..241dc9d0c3c 100644
--- a/sim/testsuite/sim/frv/ckeq.cgs
+++ b/sim/testsuite/frv/ckeq.cgs
diff --git a/sim/testsuite/sim/frv/ckge.cgs b/sim/testsuite/frv/ckge.cgs
index 58eefd33845..58eefd33845 100644
--- a/sim/testsuite/sim/frv/ckge.cgs
+++ b/sim/testsuite/frv/ckge.cgs
diff --git a/sim/testsuite/sim/frv/ckgt.cgs b/sim/testsuite/frv/ckgt.cgs
index 7d4b6a88e19..7d4b6a88e19 100644
--- a/sim/testsuite/sim/frv/ckgt.cgs
+++ b/sim/testsuite/frv/ckgt.cgs
diff --git a/sim/testsuite/sim/frv/ckhi.cgs b/sim/testsuite/frv/ckhi.cgs
index 5c55937f6ab..5c55937f6ab 100644
--- a/sim/testsuite/sim/frv/ckhi.cgs
+++ b/sim/testsuite/frv/ckhi.cgs
diff --git a/sim/testsuite/sim/frv/ckle.cgs b/sim/testsuite/frv/ckle.cgs
index 8a6f445beaa..8a6f445beaa 100644
--- a/sim/testsuite/sim/frv/ckle.cgs
+++ b/sim/testsuite/frv/ckle.cgs
diff --git a/sim/testsuite/sim/frv/ckls.cgs b/sim/testsuite/frv/ckls.cgs
index ca5822f283f..ca5822f283f 100644
--- a/sim/testsuite/sim/frv/ckls.cgs
+++ b/sim/testsuite/frv/ckls.cgs
diff --git a/sim/testsuite/sim/frv/cklt.cgs b/sim/testsuite/frv/cklt.cgs
index f5848af490d..f5848af490d 100644
--- a/sim/testsuite/sim/frv/cklt.cgs
+++ b/sim/testsuite/frv/cklt.cgs
diff --git a/sim/testsuite/sim/frv/ckn.cgs b/sim/testsuite/frv/ckn.cgs
index 073a2f1137d..073a2f1137d 100644
--- a/sim/testsuite/sim/frv/ckn.cgs
+++ b/sim/testsuite/frv/ckn.cgs
diff --git a/sim/testsuite/sim/frv/cknc.cgs b/sim/testsuite/frv/cknc.cgs
index a1359a983ad..a1359a983ad 100644
--- a/sim/testsuite/sim/frv/cknc.cgs
+++ b/sim/testsuite/frv/cknc.cgs
diff --git a/sim/testsuite/sim/frv/ckne.cgs b/sim/testsuite/frv/ckne.cgs
index b9c293519b7..b9c293519b7 100644
--- a/sim/testsuite/sim/frv/ckne.cgs
+++ b/sim/testsuite/frv/ckne.cgs
diff --git a/sim/testsuite/sim/frv/ckno.cgs b/sim/testsuite/frv/ckno.cgs
index e387b46beac..e387b46beac 100644
--- a/sim/testsuite/sim/frv/ckno.cgs
+++ b/sim/testsuite/frv/ckno.cgs
diff --git a/sim/testsuite/sim/frv/cknv.cgs b/sim/testsuite/frv/cknv.cgs
index 039eb7d8dbf..039eb7d8dbf 100644
--- a/sim/testsuite/sim/frv/cknv.cgs
+++ b/sim/testsuite/frv/cknv.cgs
diff --git a/sim/testsuite/sim/frv/ckp.cgs b/sim/testsuite/frv/ckp.cgs
index 49129ec9bb9..49129ec9bb9 100644
--- a/sim/testsuite/sim/frv/ckp.cgs
+++ b/sim/testsuite/frv/ckp.cgs
diff --git a/sim/testsuite/sim/frv/ckra.cgs b/sim/testsuite/frv/ckra.cgs
index b542b10b9ed..b542b10b9ed 100644
--- a/sim/testsuite/sim/frv/ckra.cgs
+++ b/sim/testsuite/frv/ckra.cgs
diff --git a/sim/testsuite/sim/frv/ckv.cgs b/sim/testsuite/frv/ckv.cgs
index 338c2861ed8..338c2861ed8 100644
--- a/sim/testsuite/sim/frv/ckv.cgs
+++ b/sim/testsuite/frv/ckv.cgs
diff --git a/sim/testsuite/sim/frv/cld.cgs b/sim/testsuite/frv/cld.cgs
index 62e1324a22b..62e1324a22b 100644
--- a/sim/testsuite/sim/frv/cld.cgs
+++ b/sim/testsuite/frv/cld.cgs
diff --git a/sim/testsuite/sim/frv/cldbf.cgs b/sim/testsuite/frv/cldbf.cgs
index 46d65ea6939..46d65ea6939 100644
--- a/sim/testsuite/sim/frv/cldbf.cgs
+++ b/sim/testsuite/frv/cldbf.cgs
diff --git a/sim/testsuite/sim/frv/cldbfu.cgs b/sim/testsuite/frv/cldbfu.cgs
index bde4ff16db6..bde4ff16db6 100644
--- a/sim/testsuite/sim/frv/cldbfu.cgs
+++ b/sim/testsuite/frv/cldbfu.cgs
diff --git a/sim/testsuite/sim/frv/cldd.cgs b/sim/testsuite/frv/cldd.cgs
index 709eba19ae7..709eba19ae7 100644
--- a/sim/testsuite/sim/frv/cldd.cgs
+++ b/sim/testsuite/frv/cldd.cgs
diff --git a/sim/testsuite/sim/frv/clddf.cgs b/sim/testsuite/frv/clddf.cgs
index c5416ed4c37..c5416ed4c37 100644
--- a/sim/testsuite/sim/frv/clddf.cgs
+++ b/sim/testsuite/frv/clddf.cgs
diff --git a/sim/testsuite/sim/frv/clddfu.cgs b/sim/testsuite/frv/clddfu.cgs
index ab981aa1389..ab981aa1389 100644
--- a/sim/testsuite/sim/frv/clddfu.cgs
+++ b/sim/testsuite/frv/clddfu.cgs
diff --git a/sim/testsuite/sim/frv/clddu.cgs b/sim/testsuite/frv/clddu.cgs
index 91df6d8f43e..91df6d8f43e 100644
--- a/sim/testsuite/sim/frv/clddu.cgs
+++ b/sim/testsuite/frv/clddu.cgs
diff --git a/sim/testsuite/sim/frv/cldf.cgs b/sim/testsuite/frv/cldf.cgs
index 011a02a3e85..011a02a3e85 100644
--- a/sim/testsuite/sim/frv/cldf.cgs
+++ b/sim/testsuite/frv/cldf.cgs
diff --git a/sim/testsuite/sim/frv/cldfu.cgs b/sim/testsuite/frv/cldfu.cgs
index d4abef00c96..d4abef00c96 100644
--- a/sim/testsuite/sim/frv/cldfu.cgs
+++ b/sim/testsuite/frv/cldfu.cgs
diff --git a/sim/testsuite/sim/frv/cldhf.cgs b/sim/testsuite/frv/cldhf.cgs
index 26972ed000d..26972ed000d 100644
--- a/sim/testsuite/sim/frv/cldhf.cgs
+++ b/sim/testsuite/frv/cldhf.cgs
diff --git a/sim/testsuite/sim/frv/cldhfu.cgs b/sim/testsuite/frv/cldhfu.cgs
index 062e3984a92..062e3984a92 100644
--- a/sim/testsuite/sim/frv/cldhfu.cgs
+++ b/sim/testsuite/frv/cldhfu.cgs
diff --git a/sim/testsuite/sim/frv/cldq.cgs b/sim/testsuite/frv/cldq.cgs
index bfb433b5e31..bfb433b5e31 100644
--- a/sim/testsuite/sim/frv/cldq.cgs
+++ b/sim/testsuite/frv/cldq.cgs
diff --git a/sim/testsuite/sim/frv/cldqu.cgs b/sim/testsuite/frv/cldqu.cgs
index fa0949a876e..fa0949a876e 100644
--- a/sim/testsuite/sim/frv/cldqu.cgs
+++ b/sim/testsuite/frv/cldqu.cgs
diff --git a/sim/testsuite/sim/frv/cldsb.cgs b/sim/testsuite/frv/cldsb.cgs
index ea8dd943ba3..ea8dd943ba3 100644
--- a/sim/testsuite/sim/frv/cldsb.cgs
+++ b/sim/testsuite/frv/cldsb.cgs
diff --git a/sim/testsuite/sim/frv/cldsbu.cgs b/sim/testsuite/frv/cldsbu.cgs
index a4057f15696..a4057f15696 100644
--- a/sim/testsuite/sim/frv/cldsbu.cgs
+++ b/sim/testsuite/frv/cldsbu.cgs
diff --git a/sim/testsuite/sim/frv/cldsh.cgs b/sim/testsuite/frv/cldsh.cgs
index 091d72036af..091d72036af 100644
--- a/sim/testsuite/sim/frv/cldsh.cgs
+++ b/sim/testsuite/frv/cldsh.cgs
diff --git a/sim/testsuite/sim/frv/cldshu.cgs b/sim/testsuite/frv/cldshu.cgs
index 491352eb58b..491352eb58b 100644
--- a/sim/testsuite/sim/frv/cldshu.cgs
+++ b/sim/testsuite/frv/cldshu.cgs
diff --git a/sim/testsuite/sim/frv/cldu.cgs b/sim/testsuite/frv/cldu.cgs
index 61cf606132a..61cf606132a 100644
--- a/sim/testsuite/sim/frv/cldu.cgs
+++ b/sim/testsuite/frv/cldu.cgs
diff --git a/sim/testsuite/sim/frv/cldub.cgs b/sim/testsuite/frv/cldub.cgs
index b1f07766ddd..b1f07766ddd 100644
--- a/sim/testsuite/sim/frv/cldub.cgs
+++ b/sim/testsuite/frv/cldub.cgs
diff --git a/sim/testsuite/sim/frv/cldubu.cgs b/sim/testsuite/frv/cldubu.cgs
index c9f9579da9d..c9f9579da9d 100644
--- a/sim/testsuite/sim/frv/cldubu.cgs
+++ b/sim/testsuite/frv/cldubu.cgs
diff --git a/sim/testsuite/sim/frv/clduh.cgs b/sim/testsuite/frv/clduh.cgs
index a9e505c0727..a9e505c0727 100644
--- a/sim/testsuite/sim/frv/clduh.cgs
+++ b/sim/testsuite/frv/clduh.cgs
diff --git a/sim/testsuite/sim/frv/clduhu.cgs b/sim/testsuite/frv/clduhu.cgs
index 80eb381c384..80eb381c384 100644
--- a/sim/testsuite/sim/frv/clduhu.cgs
+++ b/sim/testsuite/frv/clduhu.cgs
diff --git a/sim/testsuite/sim/frv/clrfa.cgs b/sim/testsuite/frv/clrfa.cgs
index 8bba605e8df..8bba605e8df 100644
--- a/sim/testsuite/sim/frv/clrfa.cgs
+++ b/sim/testsuite/frv/clrfa.cgs
diff --git a/sim/testsuite/sim/frv/clrfr.cgs b/sim/testsuite/frv/clrfr.cgs
index 9112815236b..9112815236b 100644
--- a/sim/testsuite/sim/frv/clrfr.cgs
+++ b/sim/testsuite/frv/clrfr.cgs
diff --git a/sim/testsuite/sim/frv/clrga.cgs b/sim/testsuite/frv/clrga.cgs
index 9e9a9a9f1c8..9e9a9a9f1c8 100644
--- a/sim/testsuite/sim/frv/clrga.cgs
+++ b/sim/testsuite/frv/clrga.cgs
diff --git a/sim/testsuite/sim/frv/clrgr.cgs b/sim/testsuite/frv/clrgr.cgs
index 049b9e371e7..049b9e371e7 100644
--- a/sim/testsuite/sim/frv/clrgr.cgs
+++ b/sim/testsuite/frv/clrgr.cgs
diff --git a/sim/testsuite/sim/frv/cmaddhss.cgs b/sim/testsuite/frv/cmaddhss.cgs
index 1f04e678eca..1f04e678eca 100644
--- a/sim/testsuite/sim/frv/cmaddhss.cgs
+++ b/sim/testsuite/frv/cmaddhss.cgs
diff --git a/sim/testsuite/sim/frv/cmaddhus.cgs b/sim/testsuite/frv/cmaddhus.cgs
index 76da81d5548..76da81d5548 100644
--- a/sim/testsuite/sim/frv/cmaddhus.cgs
+++ b/sim/testsuite/frv/cmaddhus.cgs
diff --git a/sim/testsuite/sim/frv/cmand.cgs b/sim/testsuite/frv/cmand.cgs
index 7ed9e4da33e..7ed9e4da33e 100644
--- a/sim/testsuite/sim/frv/cmand.cgs
+++ b/sim/testsuite/frv/cmand.cgs
diff --git a/sim/testsuite/sim/frv/cmbtoh.cgs b/sim/testsuite/frv/cmbtoh.cgs
index 5e7c91ae669..5e7c91ae669 100644
--- a/sim/testsuite/sim/frv/cmbtoh.cgs
+++ b/sim/testsuite/frv/cmbtoh.cgs
diff --git a/sim/testsuite/sim/frv/cmbtohe.cgs b/sim/testsuite/frv/cmbtohe.cgs
index eb6b51492ee..eb6b51492ee 100644
--- a/sim/testsuite/sim/frv/cmbtohe.cgs
+++ b/sim/testsuite/frv/cmbtohe.cgs
diff --git a/sim/testsuite/sim/frv/cmcpxis.cgs b/sim/testsuite/frv/cmcpxis.cgs
index ded030078d4..ded030078d4 100644
--- a/sim/testsuite/sim/frv/cmcpxis.cgs
+++ b/sim/testsuite/frv/cmcpxis.cgs
diff --git a/sim/testsuite/sim/frv/cmcpxiu.cgs b/sim/testsuite/frv/cmcpxiu.cgs
index 90a92bc0ce9..90a92bc0ce9 100644
--- a/sim/testsuite/sim/frv/cmcpxiu.cgs
+++ b/sim/testsuite/frv/cmcpxiu.cgs
diff --git a/sim/testsuite/sim/frv/cmcpxrs.cgs b/sim/testsuite/frv/cmcpxrs.cgs
index ea1242c1cdb..ea1242c1cdb 100644
--- a/sim/testsuite/sim/frv/cmcpxrs.cgs
+++ b/sim/testsuite/frv/cmcpxrs.cgs
diff --git a/sim/testsuite/sim/frv/cmcpxru.cgs b/sim/testsuite/frv/cmcpxru.cgs
index f9217b68121..f9217b68121 100644
--- a/sim/testsuite/sim/frv/cmcpxru.cgs
+++ b/sim/testsuite/frv/cmcpxru.cgs
diff --git a/sim/testsuite/sim/frv/cmexpdhd.cgs b/sim/testsuite/frv/cmexpdhd.cgs
index 33a3c009375..33a3c009375 100644
--- a/sim/testsuite/sim/frv/cmexpdhd.cgs
+++ b/sim/testsuite/frv/cmexpdhd.cgs
diff --git a/sim/testsuite/sim/frv/cmexpdhw.cgs b/sim/testsuite/frv/cmexpdhw.cgs
index 330d404562b..330d404562b 100644
--- a/sim/testsuite/sim/frv/cmexpdhw.cgs
+++ b/sim/testsuite/frv/cmexpdhw.cgs
diff --git a/sim/testsuite/sim/frv/cmhtob.cgs b/sim/testsuite/frv/cmhtob.cgs
index a3f00c52cef..a3f00c52cef 100644
--- a/sim/testsuite/sim/frv/cmhtob.cgs
+++ b/sim/testsuite/frv/cmhtob.cgs
diff --git a/sim/testsuite/sim/frv/cmmachs.cgs b/sim/testsuite/frv/cmmachs.cgs
index 2131b7e456d..2131b7e456d 100644
--- a/sim/testsuite/sim/frv/cmmachs.cgs
+++ b/sim/testsuite/frv/cmmachs.cgs
diff --git a/sim/testsuite/sim/frv/cmmachu.cgs b/sim/testsuite/frv/cmmachu.cgs
index 8948f15c4a5..8948f15c4a5 100644
--- a/sim/testsuite/sim/frv/cmmachu.cgs
+++ b/sim/testsuite/frv/cmmachu.cgs
diff --git a/sim/testsuite/sim/frv/cmmulhs.cgs b/sim/testsuite/frv/cmmulhs.cgs
index 01ee59822e4..01ee59822e4 100644
--- a/sim/testsuite/sim/frv/cmmulhs.cgs
+++ b/sim/testsuite/frv/cmmulhs.cgs
diff --git a/sim/testsuite/sim/frv/cmmulhu.cgs b/sim/testsuite/frv/cmmulhu.cgs
index 9e8fbb881cc..9e8fbb881cc 100644
--- a/sim/testsuite/sim/frv/cmmulhu.cgs
+++ b/sim/testsuite/frv/cmmulhu.cgs
diff --git a/sim/testsuite/sim/frv/cmnot.cgs b/sim/testsuite/frv/cmnot.cgs
index cc93c016e20..cc93c016e20 100644
--- a/sim/testsuite/sim/frv/cmnot.cgs
+++ b/sim/testsuite/frv/cmnot.cgs
diff --git a/sim/testsuite/sim/frv/cmor.cgs b/sim/testsuite/frv/cmor.cgs
index ebdc5f2a313..ebdc5f2a313 100644
--- a/sim/testsuite/sim/frv/cmor.cgs
+++ b/sim/testsuite/frv/cmor.cgs
diff --git a/sim/testsuite/sim/frv/cmov.cgs b/sim/testsuite/frv/cmov.cgs
index 236bb20f086..236bb20f086 100644
--- a/sim/testsuite/sim/frv/cmov.cgs
+++ b/sim/testsuite/frv/cmov.cgs
diff --git a/sim/testsuite/sim/frv/cmovfg.cgs b/sim/testsuite/frv/cmovfg.cgs
index 4109842cfa4..4109842cfa4 100644
--- a/sim/testsuite/sim/frv/cmovfg.cgs
+++ b/sim/testsuite/frv/cmovfg.cgs
diff --git a/sim/testsuite/sim/frv/cmovfgd.cgs b/sim/testsuite/frv/cmovfgd.cgs
index 5d1757d1f38..5d1757d1f38 100644
--- a/sim/testsuite/sim/frv/cmovfgd.cgs
+++ b/sim/testsuite/frv/cmovfgd.cgs
diff --git a/sim/testsuite/sim/frv/cmovgf.cgs b/sim/testsuite/frv/cmovgf.cgs
index 58ed1d85356..58ed1d85356 100644
--- a/sim/testsuite/sim/frv/cmovgf.cgs
+++ b/sim/testsuite/frv/cmovgf.cgs
diff --git a/sim/testsuite/sim/frv/cmovgfd.cgs b/sim/testsuite/frv/cmovgfd.cgs
index 67bb2728508..67bb2728508 100644
--- a/sim/testsuite/sim/frv/cmovgfd.cgs
+++ b/sim/testsuite/frv/cmovgfd.cgs
diff --git a/sim/testsuite/sim/frv/cmp.cgs b/sim/testsuite/frv/cmp.cgs
index e6694c14a7c..e6694c14a7c 100644
--- a/sim/testsuite/sim/frv/cmp.cgs
+++ b/sim/testsuite/frv/cmp.cgs
diff --git a/sim/testsuite/sim/frv/cmpb.cgs b/sim/testsuite/frv/cmpb.cgs
index 94b98366069..94b98366069 100644
--- a/sim/testsuite/sim/frv/cmpb.cgs
+++ b/sim/testsuite/frv/cmpb.cgs
diff --git a/sim/testsuite/sim/frv/cmpba.cgs b/sim/testsuite/frv/cmpba.cgs
index 160b9ef2cb9..160b9ef2cb9 100644
--- a/sim/testsuite/sim/frv/cmpba.cgs
+++ b/sim/testsuite/frv/cmpba.cgs
diff --git a/sim/testsuite/sim/frv/cmpi.cgs b/sim/testsuite/frv/cmpi.cgs
index a8324db5531..a8324db5531 100644
--- a/sim/testsuite/sim/frv/cmpi.cgs
+++ b/sim/testsuite/frv/cmpi.cgs
diff --git a/sim/testsuite/sim/frv/cmqmachs.cgs b/sim/testsuite/frv/cmqmachs.cgs
index 4acd62a73af..4acd62a73af 100644
--- a/sim/testsuite/sim/frv/cmqmachs.cgs
+++ b/sim/testsuite/frv/cmqmachs.cgs
diff --git a/sim/testsuite/sim/frv/cmqmachu.cgs b/sim/testsuite/frv/cmqmachu.cgs
index 1be138952f0..1be138952f0 100644
--- a/sim/testsuite/sim/frv/cmqmachu.cgs
+++ b/sim/testsuite/frv/cmqmachu.cgs
diff --git a/sim/testsuite/sim/frv/cmqmulhs.cgs b/sim/testsuite/frv/cmqmulhs.cgs
index b3157373bfc..b3157373bfc 100644
--- a/sim/testsuite/sim/frv/cmqmulhs.cgs
+++ b/sim/testsuite/frv/cmqmulhs.cgs
diff --git a/sim/testsuite/sim/frv/cmqmulhu.cgs b/sim/testsuite/frv/cmqmulhu.cgs
index 36f0c2f45b1..36f0c2f45b1 100644
--- a/sim/testsuite/sim/frv/cmqmulhu.cgs
+++ b/sim/testsuite/frv/cmqmulhu.cgs
diff --git a/sim/testsuite/sim/frv/cmsubhss.cgs b/sim/testsuite/frv/cmsubhss.cgs
index 386b27d1a14..386b27d1a14 100644
--- a/sim/testsuite/sim/frv/cmsubhss.cgs
+++ b/sim/testsuite/frv/cmsubhss.cgs
diff --git a/sim/testsuite/sim/frv/cmsubhus.cgs b/sim/testsuite/frv/cmsubhus.cgs
index 2a8f3434c78..2a8f3434c78 100644
--- a/sim/testsuite/sim/frv/cmsubhus.cgs
+++ b/sim/testsuite/frv/cmsubhus.cgs
diff --git a/sim/testsuite/sim/frv/cmxor.cgs b/sim/testsuite/frv/cmxor.cgs
index 236e2fed0e4..236e2fed0e4 100644
--- a/sim/testsuite/sim/frv/cmxor.cgs
+++ b/sim/testsuite/frv/cmxor.cgs
diff --git a/sim/testsuite/sim/frv/cnot.cgs b/sim/testsuite/frv/cnot.cgs
index 3169887914d..3169887914d 100644
--- a/sim/testsuite/sim/frv/cnot.cgs
+++ b/sim/testsuite/frv/cnot.cgs
diff --git a/sim/testsuite/sim/frv/commitfa.cgs b/sim/testsuite/frv/commitfa.cgs
index 8208cab5226..8208cab5226 100644
--- a/sim/testsuite/sim/frv/commitfa.cgs
+++ b/sim/testsuite/frv/commitfa.cgs
diff --git a/sim/testsuite/sim/frv/commitfr.cgs b/sim/testsuite/frv/commitfr.cgs
index 97491dc38f2..97491dc38f2 100644
--- a/sim/testsuite/sim/frv/commitfr.cgs
+++ b/sim/testsuite/frv/commitfr.cgs
diff --git a/sim/testsuite/sim/frv/commitga.cgs b/sim/testsuite/frv/commitga.cgs
index 57100b82284..57100b82284 100644
--- a/sim/testsuite/sim/frv/commitga.cgs
+++ b/sim/testsuite/frv/commitga.cgs
diff --git a/sim/testsuite/sim/frv/commitgr.cgs b/sim/testsuite/frv/commitgr.cgs
index 45553da052e..45553da052e 100644
--- a/sim/testsuite/sim/frv/commitgr.cgs
+++ b/sim/testsuite/frv/commitgr.cgs
diff --git a/sim/testsuite/sim/frv/cop1.cgs b/sim/testsuite/frv/cop1.cgs
index 652e3550e0e..652e3550e0e 100644
--- a/sim/testsuite/sim/frv/cop1.cgs
+++ b/sim/testsuite/frv/cop1.cgs
diff --git a/sim/testsuite/sim/frv/cop2.cgs b/sim/testsuite/frv/cop2.cgs
index 858ed2b4ce2..858ed2b4ce2 100644
--- a/sim/testsuite/sim/frv/cop2.cgs
+++ b/sim/testsuite/frv/cop2.cgs
diff --git a/sim/testsuite/sim/frv/cor.cgs b/sim/testsuite/frv/cor.cgs
index ef19985b672..ef19985b672 100644
--- a/sim/testsuite/sim/frv/cor.cgs
+++ b/sim/testsuite/frv/cor.cgs
diff --git a/sim/testsuite/sim/frv/corcc.cgs b/sim/testsuite/frv/corcc.cgs
index 527665802e6..527665802e6 100644
--- a/sim/testsuite/sim/frv/corcc.cgs
+++ b/sim/testsuite/frv/corcc.cgs
diff --git a/sim/testsuite/sim/frv/cscan.cgs b/sim/testsuite/frv/cscan.cgs
index 505bb5a384e..505bb5a384e 100644
--- a/sim/testsuite/sim/frv/cscan.cgs
+++ b/sim/testsuite/frv/cscan.cgs
diff --git a/sim/testsuite/sim/frv/csdiv.cgs b/sim/testsuite/frv/csdiv.cgs
index c6bfb976967..c6bfb976967 100644
--- a/sim/testsuite/sim/frv/csdiv.cgs
+++ b/sim/testsuite/frv/csdiv.cgs
diff --git a/sim/testsuite/sim/frv/csll.cgs b/sim/testsuite/frv/csll.cgs
index 0186756fed6..0186756fed6 100644
--- a/sim/testsuite/sim/frv/csll.cgs
+++ b/sim/testsuite/frv/csll.cgs
diff --git a/sim/testsuite/sim/frv/csllcc.cgs b/sim/testsuite/frv/csllcc.cgs
index 0c5b9af8ae4..0c5b9af8ae4 100644
--- a/sim/testsuite/sim/frv/csllcc.cgs
+++ b/sim/testsuite/frv/csllcc.cgs
diff --git a/sim/testsuite/sim/frv/csmul.cgs b/sim/testsuite/frv/csmul.cgs
index 25346e7d18f..25346e7d18f 100644
--- a/sim/testsuite/sim/frv/csmul.cgs
+++ b/sim/testsuite/frv/csmul.cgs
diff --git a/sim/testsuite/sim/frv/csmulcc.cgs b/sim/testsuite/frv/csmulcc.cgs
index 26c7e66e136..26c7e66e136 100644
--- a/sim/testsuite/sim/frv/csmulcc.cgs
+++ b/sim/testsuite/frv/csmulcc.cgs
diff --git a/sim/testsuite/sim/frv/csra.cgs b/sim/testsuite/frv/csra.cgs
index f59de057d68..f59de057d68 100644
--- a/sim/testsuite/sim/frv/csra.cgs
+++ b/sim/testsuite/frv/csra.cgs
diff --git a/sim/testsuite/sim/frv/csracc.cgs b/sim/testsuite/frv/csracc.cgs
index 64d4cbfb56a..64d4cbfb56a 100644
--- a/sim/testsuite/sim/frv/csracc.cgs
+++ b/sim/testsuite/frv/csracc.cgs
diff --git a/sim/testsuite/sim/frv/csrl.cgs b/sim/testsuite/frv/csrl.cgs
index 7a71db4bddb..7a71db4bddb 100644
--- a/sim/testsuite/sim/frv/csrl.cgs
+++ b/sim/testsuite/frv/csrl.cgs
diff --git a/sim/testsuite/sim/frv/csrlcc.cgs b/sim/testsuite/frv/csrlcc.cgs
index fb89456f5a5..fb89456f5a5 100644
--- a/sim/testsuite/sim/frv/csrlcc.cgs
+++ b/sim/testsuite/frv/csrlcc.cgs
diff --git a/sim/testsuite/sim/frv/cst.cgs b/sim/testsuite/frv/cst.cgs
index 8244edf0d27..8244edf0d27 100644
--- a/sim/testsuite/sim/frv/cst.cgs
+++ b/sim/testsuite/frv/cst.cgs
diff --git a/sim/testsuite/sim/frv/cstb.cgs b/sim/testsuite/frv/cstb.cgs
index 7b62558d83c..7b62558d83c 100644
--- a/sim/testsuite/sim/frv/cstb.cgs
+++ b/sim/testsuite/frv/cstb.cgs
diff --git a/sim/testsuite/sim/frv/cstbf.cgs b/sim/testsuite/frv/cstbf.cgs
index 23e1ae432de..23e1ae432de 100644
--- a/sim/testsuite/sim/frv/cstbf.cgs
+++ b/sim/testsuite/frv/cstbf.cgs
diff --git a/sim/testsuite/sim/frv/cstbfu.cgs b/sim/testsuite/frv/cstbfu.cgs
index 01943be1e88..01943be1e88 100644
--- a/sim/testsuite/sim/frv/cstbfu.cgs
+++ b/sim/testsuite/frv/cstbfu.cgs
diff --git a/sim/testsuite/sim/frv/cstbu.cgs b/sim/testsuite/frv/cstbu.cgs
index f8a9d0f1b70..f8a9d0f1b70 100644
--- a/sim/testsuite/sim/frv/cstbu.cgs
+++ b/sim/testsuite/frv/cstbu.cgs
diff --git a/sim/testsuite/sim/frv/cstd.cgs b/sim/testsuite/frv/cstd.cgs
index 6904414a73f..6904414a73f 100644
--- a/sim/testsuite/sim/frv/cstd.cgs
+++ b/sim/testsuite/frv/cstd.cgs
diff --git a/sim/testsuite/sim/frv/cstdf.cgs b/sim/testsuite/frv/cstdf.cgs
index fabbe93f3b6..fabbe93f3b6 100644
--- a/sim/testsuite/sim/frv/cstdf.cgs
+++ b/sim/testsuite/frv/cstdf.cgs
diff --git a/sim/testsuite/sim/frv/cstdfu.cgs b/sim/testsuite/frv/cstdfu.cgs
index b489bc900c6..b489bc900c6 100644
--- a/sim/testsuite/sim/frv/cstdfu.cgs
+++ b/sim/testsuite/frv/cstdfu.cgs
diff --git a/sim/testsuite/sim/frv/cstdu.cgs b/sim/testsuite/frv/cstdu.cgs
index a996ef6d1b7..a996ef6d1b7 100644
--- a/sim/testsuite/sim/frv/cstdu.cgs
+++ b/sim/testsuite/frv/cstdu.cgs
diff --git a/sim/testsuite/sim/frv/cstf.cgs b/sim/testsuite/frv/cstf.cgs
index 94c0f052e56..94c0f052e56 100644
--- a/sim/testsuite/sim/frv/cstf.cgs
+++ b/sim/testsuite/frv/cstf.cgs
diff --git a/sim/testsuite/sim/frv/cstfu.cgs b/sim/testsuite/frv/cstfu.cgs
index ee450c84334..ee450c84334 100644
--- a/sim/testsuite/sim/frv/cstfu.cgs
+++ b/sim/testsuite/frv/cstfu.cgs
diff --git a/sim/testsuite/sim/frv/csth.cgs b/sim/testsuite/frv/csth.cgs
index b9f743cbd71..b9f743cbd71 100644
--- a/sim/testsuite/sim/frv/csth.cgs
+++ b/sim/testsuite/frv/csth.cgs
diff --git a/sim/testsuite/sim/frv/csthf.cgs b/sim/testsuite/frv/csthf.cgs
index 21a64c8ae53..21a64c8ae53 100644
--- a/sim/testsuite/sim/frv/csthf.cgs
+++ b/sim/testsuite/frv/csthf.cgs
diff --git a/sim/testsuite/sim/frv/csthfu.cgs b/sim/testsuite/frv/csthfu.cgs
index 252ae7da0a2..252ae7da0a2 100644
--- a/sim/testsuite/sim/frv/csthfu.cgs
+++ b/sim/testsuite/frv/csthfu.cgs
diff --git a/sim/testsuite/sim/frv/csthu.cgs b/sim/testsuite/frv/csthu.cgs
index c7e2255ccaa..c7e2255ccaa 100644
--- a/sim/testsuite/sim/frv/csthu.cgs
+++ b/sim/testsuite/frv/csthu.cgs
diff --git a/sim/testsuite/sim/frv/cstq.cgs b/sim/testsuite/frv/cstq.cgs
index 6f183322cd7..6f183322cd7 100644
--- a/sim/testsuite/sim/frv/cstq.cgs
+++ b/sim/testsuite/frv/cstq.cgs
diff --git a/sim/testsuite/sim/frv/cstu.cgs b/sim/testsuite/frv/cstu.cgs
index 81a5b82496c..81a5b82496c 100644
--- a/sim/testsuite/sim/frv/cstu.cgs
+++ b/sim/testsuite/frv/cstu.cgs
diff --git a/sim/testsuite/sim/frv/csub.cgs b/sim/testsuite/frv/csub.cgs
index 7d07c147327..7d07c147327 100644
--- a/sim/testsuite/sim/frv/csub.cgs
+++ b/sim/testsuite/frv/csub.cgs
diff --git a/sim/testsuite/sim/frv/csubcc.cgs b/sim/testsuite/frv/csubcc.cgs
index 64cd93b16f5..64cd93b16f5 100644
--- a/sim/testsuite/sim/frv/csubcc.cgs
+++ b/sim/testsuite/frv/csubcc.cgs
diff --git a/sim/testsuite/sim/frv/cswap.cgs b/sim/testsuite/frv/cswap.cgs
index 19a51d5481d..19a51d5481d 100644
--- a/sim/testsuite/sim/frv/cswap.cgs
+++ b/sim/testsuite/frv/cswap.cgs
diff --git a/sim/testsuite/sim/frv/cudiv.cgs b/sim/testsuite/frv/cudiv.cgs
index 78f44ae8407..78f44ae8407 100644
--- a/sim/testsuite/sim/frv/cudiv.cgs
+++ b/sim/testsuite/frv/cudiv.cgs
diff --git a/sim/testsuite/sim/frv/cxor.cgs b/sim/testsuite/frv/cxor.cgs
index 54a672dfe70..54a672dfe70 100644
--- a/sim/testsuite/sim/frv/cxor.cgs
+++ b/sim/testsuite/frv/cxor.cgs
diff --git a/sim/testsuite/sim/frv/cxorcc.cgs b/sim/testsuite/frv/cxorcc.cgs
index 86d917d288c..86d917d288c 100644
--- a/sim/testsuite/sim/frv/cxorcc.cgs
+++ b/sim/testsuite/frv/cxorcc.cgs
diff --git a/sim/testsuite/sim/frv/dcef.cgs b/sim/testsuite/frv/dcef.cgs
index 74475ef0b22..74475ef0b22 100644
--- a/sim/testsuite/sim/frv/dcef.cgs
+++ b/sim/testsuite/frv/dcef.cgs
diff --git a/sim/testsuite/sim/frv/dcei.cgs b/sim/testsuite/frv/dcei.cgs
index 6254c06b183..6254c06b183 100644
--- a/sim/testsuite/sim/frv/dcei.cgs
+++ b/sim/testsuite/frv/dcei.cgs
diff --git a/sim/testsuite/sim/frv/dcf.cgs b/sim/testsuite/frv/dcf.cgs
index f6e670e7b43..f6e670e7b43 100644
--- a/sim/testsuite/sim/frv/dcf.cgs
+++ b/sim/testsuite/frv/dcf.cgs
diff --git a/sim/testsuite/sim/frv/dci.cgs b/sim/testsuite/frv/dci.cgs
index de481c363c4..de481c363c4 100644
--- a/sim/testsuite/sim/frv/dci.cgs
+++ b/sim/testsuite/frv/dci.cgs
diff --git a/sim/testsuite/sim/frv/exit47.ms b/sim/testsuite/frv/exit47.ms
index 53306e5a871..53306e5a871 100644
--- a/sim/testsuite/sim/frv/exit47.ms
+++ b/sim/testsuite/frv/exit47.ms
diff --git a/sim/testsuite/sim/frv/fabsd.cgs b/sim/testsuite/frv/fabsd.cgs
index 41a485e19eb..41a485e19eb 100644
--- a/sim/testsuite/sim/frv/fabsd.cgs
+++ b/sim/testsuite/frv/fabsd.cgs
diff --git a/sim/testsuite/sim/frv/fabss.cgs b/sim/testsuite/frv/fabss.cgs
index f48514a13e1..f48514a13e1 100644
--- a/sim/testsuite/sim/frv/fabss.cgs
+++ b/sim/testsuite/frv/fabss.cgs
diff --git a/sim/testsuite/sim/frv/faddd.cgs b/sim/testsuite/frv/faddd.cgs
index dbb6373bb4d..dbb6373bb4d 100644
--- a/sim/testsuite/sim/frv/faddd.cgs
+++ b/sim/testsuite/frv/faddd.cgs
diff --git a/sim/testsuite/sim/frv/fadds.cgs b/sim/testsuite/frv/fadds.cgs
index d741ac92239..d741ac92239 100644
--- a/sim/testsuite/sim/frv/fadds.cgs
+++ b/sim/testsuite/frv/fadds.cgs
diff --git a/sim/testsuite/sim/frv/fbeq.cgs b/sim/testsuite/frv/fbeq.cgs
index e51b2c96dcc..e51b2c96dcc 100644
--- a/sim/testsuite/sim/frv/fbeq.cgs
+++ b/sim/testsuite/frv/fbeq.cgs
diff --git a/sim/testsuite/sim/frv/fbeqlr.cgs b/sim/testsuite/frv/fbeqlr.cgs
index af29cb909c4..af29cb909c4 100644
--- a/sim/testsuite/sim/frv/fbeqlr.cgs
+++ b/sim/testsuite/frv/fbeqlr.cgs
diff --git a/sim/testsuite/sim/frv/fbge.cgs b/sim/testsuite/frv/fbge.cgs
index a20029e6613..a20029e6613 100644
--- a/sim/testsuite/sim/frv/fbge.cgs
+++ b/sim/testsuite/frv/fbge.cgs
diff --git a/sim/testsuite/sim/frv/fbgelr.cgs b/sim/testsuite/frv/fbgelr.cgs
index 59e941084ba..59e941084ba 100644
--- a/sim/testsuite/sim/frv/fbgelr.cgs
+++ b/sim/testsuite/frv/fbgelr.cgs
diff --git a/sim/testsuite/sim/frv/fbgt.cgs b/sim/testsuite/frv/fbgt.cgs
index 7cc4ea7ab4b..7cc4ea7ab4b 100644
--- a/sim/testsuite/sim/frv/fbgt.cgs
+++ b/sim/testsuite/frv/fbgt.cgs
diff --git a/sim/testsuite/sim/frv/fbgtlr.cgs b/sim/testsuite/frv/fbgtlr.cgs
index 7e4a7a51275..7e4a7a51275 100644
--- a/sim/testsuite/sim/frv/fbgtlr.cgs
+++ b/sim/testsuite/frv/fbgtlr.cgs
diff --git a/sim/testsuite/sim/frv/fble.cgs b/sim/testsuite/frv/fble.cgs
index e52936a776b..e52936a776b 100644
--- a/sim/testsuite/sim/frv/fble.cgs
+++ b/sim/testsuite/frv/fble.cgs
diff --git a/sim/testsuite/sim/frv/fblelr.cgs b/sim/testsuite/frv/fblelr.cgs
index 92a47bc970f..92a47bc970f 100644
--- a/sim/testsuite/sim/frv/fblelr.cgs
+++ b/sim/testsuite/frv/fblelr.cgs
diff --git a/sim/testsuite/sim/frv/fblg.cgs b/sim/testsuite/frv/fblg.cgs
index a16f80289f5..a16f80289f5 100644
--- a/sim/testsuite/sim/frv/fblg.cgs
+++ b/sim/testsuite/frv/fblg.cgs
diff --git a/sim/testsuite/sim/frv/fblglr.cgs b/sim/testsuite/frv/fblglr.cgs
index e7a32b04ce7..e7a32b04ce7 100644
--- a/sim/testsuite/sim/frv/fblglr.cgs
+++ b/sim/testsuite/frv/fblglr.cgs
diff --git a/sim/testsuite/sim/frv/fblt.cgs b/sim/testsuite/frv/fblt.cgs
index ef7e5c78c45..ef7e5c78c45 100644
--- a/sim/testsuite/sim/frv/fblt.cgs
+++ b/sim/testsuite/frv/fblt.cgs
diff --git a/sim/testsuite/sim/frv/fbltlr.cgs b/sim/testsuite/frv/fbltlr.cgs
index 0a2c43696d3..0a2c43696d3 100644
--- a/sim/testsuite/sim/frv/fbltlr.cgs
+++ b/sim/testsuite/frv/fbltlr.cgs
diff --git a/sim/testsuite/sim/frv/fbne.cgs b/sim/testsuite/frv/fbne.cgs
index f376eeaeac0..f376eeaeac0 100644
--- a/sim/testsuite/sim/frv/fbne.cgs
+++ b/sim/testsuite/frv/fbne.cgs
diff --git a/sim/testsuite/sim/frv/fbnelr.cgs b/sim/testsuite/frv/fbnelr.cgs
index 334d185a4d4..334d185a4d4 100644
--- a/sim/testsuite/sim/frv/fbnelr.cgs
+++ b/sim/testsuite/frv/fbnelr.cgs
diff --git a/sim/testsuite/sim/frv/fbno.cgs b/sim/testsuite/frv/fbno.cgs
index a3dc5877f47..a3dc5877f47 100644
--- a/sim/testsuite/sim/frv/fbno.cgs
+++ b/sim/testsuite/frv/fbno.cgs
diff --git a/sim/testsuite/sim/frv/fbnolr.cgs b/sim/testsuite/frv/fbnolr.cgs
index be5a0ef9a6c..be5a0ef9a6c 100644
--- a/sim/testsuite/sim/frv/fbnolr.cgs
+++ b/sim/testsuite/frv/fbnolr.cgs
diff --git a/sim/testsuite/sim/frv/fbo.cgs b/sim/testsuite/frv/fbo.cgs
index 42062c93f0f..42062c93f0f 100644
--- a/sim/testsuite/sim/frv/fbo.cgs
+++ b/sim/testsuite/frv/fbo.cgs
diff --git a/sim/testsuite/sim/frv/fbolr.cgs b/sim/testsuite/frv/fbolr.cgs
index 2f9bfb34bf3..2f9bfb34bf3 100644
--- a/sim/testsuite/sim/frv/fbolr.cgs
+++ b/sim/testsuite/frv/fbolr.cgs
diff --git a/sim/testsuite/sim/frv/fbra.cgs b/sim/testsuite/frv/fbra.cgs
index 2f293081ff0..2f293081ff0 100644
--- a/sim/testsuite/sim/frv/fbra.cgs
+++ b/sim/testsuite/frv/fbra.cgs
diff --git a/sim/testsuite/sim/frv/fbralr.cgs b/sim/testsuite/frv/fbralr.cgs
index d57afc9e68a..d57afc9e68a 100644
--- a/sim/testsuite/sim/frv/fbralr.cgs
+++ b/sim/testsuite/frv/fbralr.cgs
diff --git a/sim/testsuite/sim/frv/fbu.cgs b/sim/testsuite/frv/fbu.cgs
index f3970012a17..f3970012a17 100644
--- a/sim/testsuite/sim/frv/fbu.cgs
+++ b/sim/testsuite/frv/fbu.cgs
diff --git a/sim/testsuite/sim/frv/fbue.cgs b/sim/testsuite/frv/fbue.cgs
index dd1d636a18e..dd1d636a18e 100644
--- a/sim/testsuite/sim/frv/fbue.cgs
+++ b/sim/testsuite/frv/fbue.cgs
diff --git a/sim/testsuite/sim/frv/fbuelr.cgs b/sim/testsuite/frv/fbuelr.cgs
index 62ca6aa7063..62ca6aa7063 100644
--- a/sim/testsuite/sim/frv/fbuelr.cgs
+++ b/sim/testsuite/frv/fbuelr.cgs
diff --git a/sim/testsuite/sim/frv/fbug.cgs b/sim/testsuite/frv/fbug.cgs
index 3a5ee01aa3f..3a5ee01aa3f 100644
--- a/sim/testsuite/sim/frv/fbug.cgs
+++ b/sim/testsuite/frv/fbug.cgs
diff --git a/sim/testsuite/sim/frv/fbuge.cgs b/sim/testsuite/frv/fbuge.cgs
index edbf7f83461..edbf7f83461 100644
--- a/sim/testsuite/sim/frv/fbuge.cgs
+++ b/sim/testsuite/frv/fbuge.cgs
diff --git a/sim/testsuite/sim/frv/fbugelr.cgs b/sim/testsuite/frv/fbugelr.cgs
index b1799c56918..b1799c56918 100644
--- a/sim/testsuite/sim/frv/fbugelr.cgs
+++ b/sim/testsuite/frv/fbugelr.cgs
diff --git a/sim/testsuite/sim/frv/fbuglr.cgs b/sim/testsuite/frv/fbuglr.cgs
index d660a95d810..d660a95d810 100644
--- a/sim/testsuite/sim/frv/fbuglr.cgs
+++ b/sim/testsuite/frv/fbuglr.cgs
diff --git a/sim/testsuite/sim/frv/fbul.cgs b/sim/testsuite/frv/fbul.cgs
index 47b689d6ea5..47b689d6ea5 100644
--- a/sim/testsuite/sim/frv/fbul.cgs
+++ b/sim/testsuite/frv/fbul.cgs
diff --git a/sim/testsuite/sim/frv/fbule.cgs b/sim/testsuite/frv/fbule.cgs
index ad5f4e9b173..ad5f4e9b173 100644
--- a/sim/testsuite/sim/frv/fbule.cgs
+++ b/sim/testsuite/frv/fbule.cgs
diff --git a/sim/testsuite/sim/frv/fbulelr.cgs b/sim/testsuite/frv/fbulelr.cgs
index f34d58cfc6e..f34d58cfc6e 100644
--- a/sim/testsuite/sim/frv/fbulelr.cgs
+++ b/sim/testsuite/frv/fbulelr.cgs
diff --git a/sim/testsuite/sim/frv/fbullr.cgs b/sim/testsuite/frv/fbullr.cgs
index 2d5b251ce00..2d5b251ce00 100644
--- a/sim/testsuite/sim/frv/fbullr.cgs
+++ b/sim/testsuite/frv/fbullr.cgs
diff --git a/sim/testsuite/sim/frv/fbulr.cgs b/sim/testsuite/frv/fbulr.cgs
index d8594bc3b91..d8594bc3b91 100644
--- a/sim/testsuite/sim/frv/fbulr.cgs
+++ b/sim/testsuite/frv/fbulr.cgs
diff --git a/sim/testsuite/sim/frv/fcbeqlr.cgs b/sim/testsuite/frv/fcbeqlr.cgs
index b87e77f34a4..b87e77f34a4 100644
--- a/sim/testsuite/sim/frv/fcbeqlr.cgs
+++ b/sim/testsuite/frv/fcbeqlr.cgs
diff --git a/sim/testsuite/sim/frv/fcbgelr.cgs b/sim/testsuite/frv/fcbgelr.cgs
index cc1b9d7c78c..cc1b9d7c78c 100644
--- a/sim/testsuite/sim/frv/fcbgelr.cgs
+++ b/sim/testsuite/frv/fcbgelr.cgs
diff --git a/sim/testsuite/sim/frv/fcbgtlr.cgs b/sim/testsuite/frv/fcbgtlr.cgs
index 76204e235ab..76204e235ab 100644
--- a/sim/testsuite/sim/frv/fcbgtlr.cgs
+++ b/sim/testsuite/frv/fcbgtlr.cgs
diff --git a/sim/testsuite/sim/frv/fcblelr.cgs b/sim/testsuite/frv/fcblelr.cgs
index b9850d6863d..b9850d6863d 100644
--- a/sim/testsuite/sim/frv/fcblelr.cgs
+++ b/sim/testsuite/frv/fcblelr.cgs
diff --git a/sim/testsuite/sim/frv/fcblglr.cgs b/sim/testsuite/frv/fcblglr.cgs
index e875d40fb1d..e875d40fb1d 100644
--- a/sim/testsuite/sim/frv/fcblglr.cgs
+++ b/sim/testsuite/frv/fcblglr.cgs
diff --git a/sim/testsuite/sim/frv/fcbltlr.cgs b/sim/testsuite/frv/fcbltlr.cgs
index d15dd3083c3..d15dd3083c3 100644
--- a/sim/testsuite/sim/frv/fcbltlr.cgs
+++ b/sim/testsuite/frv/fcbltlr.cgs
diff --git a/sim/testsuite/sim/frv/fcbnelr.cgs b/sim/testsuite/frv/fcbnelr.cgs
index cb0aa26a74b..cb0aa26a74b 100644
--- a/sim/testsuite/sim/frv/fcbnelr.cgs
+++ b/sim/testsuite/frv/fcbnelr.cgs
diff --git a/sim/testsuite/sim/frv/fcbnolr.cgs b/sim/testsuite/frv/fcbnolr.cgs
index 3c1b73a64e6..3c1b73a64e6 100644
--- a/sim/testsuite/sim/frv/fcbnolr.cgs
+++ b/sim/testsuite/frv/fcbnolr.cgs
diff --git a/sim/testsuite/sim/frv/fcbolr.cgs b/sim/testsuite/frv/fcbolr.cgs
index 31909f1bb2a..31909f1bb2a 100644
--- a/sim/testsuite/sim/frv/fcbolr.cgs
+++ b/sim/testsuite/frv/fcbolr.cgs
diff --git a/sim/testsuite/sim/frv/fcbralr.cgs b/sim/testsuite/frv/fcbralr.cgs
index 60359d8201e..60359d8201e 100644
--- a/sim/testsuite/sim/frv/fcbralr.cgs
+++ b/sim/testsuite/frv/fcbralr.cgs
diff --git a/sim/testsuite/sim/frv/fcbuelr.cgs b/sim/testsuite/frv/fcbuelr.cgs
index e102ee31dec..e102ee31dec 100644
--- a/sim/testsuite/sim/frv/fcbuelr.cgs
+++ b/sim/testsuite/frv/fcbuelr.cgs
diff --git a/sim/testsuite/sim/frv/fcbugelr.cgs b/sim/testsuite/frv/fcbugelr.cgs
index 8ecd1411115..8ecd1411115 100644
--- a/sim/testsuite/sim/frv/fcbugelr.cgs
+++ b/sim/testsuite/frv/fcbugelr.cgs
diff --git a/sim/testsuite/sim/frv/fcbuglr.cgs b/sim/testsuite/frv/fcbuglr.cgs
index d9470a81a89..d9470a81a89 100644
--- a/sim/testsuite/sim/frv/fcbuglr.cgs
+++ b/sim/testsuite/frv/fcbuglr.cgs
diff --git a/sim/testsuite/sim/frv/fcbulelr.cgs b/sim/testsuite/frv/fcbulelr.cgs
index 3f1da04a79b..3f1da04a79b 100644
--- a/sim/testsuite/sim/frv/fcbulelr.cgs
+++ b/sim/testsuite/frv/fcbulelr.cgs
diff --git a/sim/testsuite/sim/frv/fcbullr.cgs b/sim/testsuite/frv/fcbullr.cgs
index 1a87dde129e..1a87dde129e 100644
--- a/sim/testsuite/sim/frv/fcbullr.cgs
+++ b/sim/testsuite/frv/fcbullr.cgs
diff --git a/sim/testsuite/sim/frv/fcbulr.cgs b/sim/testsuite/frv/fcbulr.cgs
index c81dff3e13c..c81dff3e13c 100644
--- a/sim/testsuite/sim/frv/fcbulr.cgs
+++ b/sim/testsuite/frv/fcbulr.cgs
diff --git a/sim/testsuite/sim/frv/fckeq.cgs b/sim/testsuite/frv/fckeq.cgs
index 572a86d2438..572a86d2438 100644
--- a/sim/testsuite/sim/frv/fckeq.cgs
+++ b/sim/testsuite/frv/fckeq.cgs
diff --git a/sim/testsuite/sim/frv/fckge.cgs b/sim/testsuite/frv/fckge.cgs
index 91a1efdfa9e..91a1efdfa9e 100644
--- a/sim/testsuite/sim/frv/fckge.cgs
+++ b/sim/testsuite/frv/fckge.cgs
diff --git a/sim/testsuite/sim/frv/fckgt.cgs b/sim/testsuite/frv/fckgt.cgs
index 06715f96d0d..06715f96d0d 100644
--- a/sim/testsuite/sim/frv/fckgt.cgs
+++ b/sim/testsuite/frv/fckgt.cgs
diff --git a/sim/testsuite/sim/frv/fckle.cgs b/sim/testsuite/frv/fckle.cgs
index 7d5e6dae951..7d5e6dae951 100644
--- a/sim/testsuite/sim/frv/fckle.cgs
+++ b/sim/testsuite/frv/fckle.cgs
diff --git a/sim/testsuite/sim/frv/fcklg.cgs b/sim/testsuite/frv/fcklg.cgs
index f8df5a1152c..f8df5a1152c 100644
--- a/sim/testsuite/sim/frv/fcklg.cgs
+++ b/sim/testsuite/frv/fcklg.cgs
diff --git a/sim/testsuite/sim/frv/fcklt.cgs b/sim/testsuite/frv/fcklt.cgs
index 14e53711879..14e53711879 100644
--- a/sim/testsuite/sim/frv/fcklt.cgs
+++ b/sim/testsuite/frv/fcklt.cgs
diff --git a/sim/testsuite/sim/frv/fckne.cgs b/sim/testsuite/frv/fckne.cgs
index 774f8379bfc..774f8379bfc 100644
--- a/sim/testsuite/sim/frv/fckne.cgs
+++ b/sim/testsuite/frv/fckne.cgs
diff --git a/sim/testsuite/sim/frv/fckno.cgs b/sim/testsuite/frv/fckno.cgs
index 08513a25198..08513a25198 100644
--- a/sim/testsuite/sim/frv/fckno.cgs
+++ b/sim/testsuite/frv/fckno.cgs
diff --git a/sim/testsuite/sim/frv/fcko.cgs b/sim/testsuite/frv/fcko.cgs
index 06d56407448..06d56407448 100644
--- a/sim/testsuite/sim/frv/fcko.cgs
+++ b/sim/testsuite/frv/fcko.cgs
diff --git a/sim/testsuite/sim/frv/fckra.cgs b/sim/testsuite/frv/fckra.cgs
index a74b9fc32e6..a74b9fc32e6 100644
--- a/sim/testsuite/sim/frv/fckra.cgs
+++ b/sim/testsuite/frv/fckra.cgs
diff --git a/sim/testsuite/sim/frv/fcku.cgs b/sim/testsuite/frv/fcku.cgs
index 9aaa635eef7..9aaa635eef7 100644
--- a/sim/testsuite/sim/frv/fcku.cgs
+++ b/sim/testsuite/frv/fcku.cgs
diff --git a/sim/testsuite/sim/frv/fckue.cgs b/sim/testsuite/frv/fckue.cgs
index 0bd7696171d..0bd7696171d 100644
--- a/sim/testsuite/sim/frv/fckue.cgs
+++ b/sim/testsuite/frv/fckue.cgs
diff --git a/sim/testsuite/sim/frv/fckug.cgs b/sim/testsuite/frv/fckug.cgs
index f810335eda4..f810335eda4 100644
--- a/sim/testsuite/sim/frv/fckug.cgs
+++ b/sim/testsuite/frv/fckug.cgs
diff --git a/sim/testsuite/sim/frv/fckuge.cgs b/sim/testsuite/frv/fckuge.cgs
index d8126389f77..d8126389f77 100644
--- a/sim/testsuite/sim/frv/fckuge.cgs
+++ b/sim/testsuite/frv/fckuge.cgs
diff --git a/sim/testsuite/sim/frv/fckul.cgs b/sim/testsuite/frv/fckul.cgs
index 2d30d924186..2d30d924186 100644
--- a/sim/testsuite/sim/frv/fckul.cgs
+++ b/sim/testsuite/frv/fckul.cgs
diff --git a/sim/testsuite/sim/frv/fckule.cgs b/sim/testsuite/frv/fckule.cgs
index 9830a66a8f5..9830a66a8f5 100644
--- a/sim/testsuite/sim/frv/fckule.cgs
+++ b/sim/testsuite/frv/fckule.cgs
diff --git a/sim/testsuite/sim/frv/fcmpd.cgs b/sim/testsuite/frv/fcmpd.cgs
index 5c862664845..5c862664845 100644
--- a/sim/testsuite/sim/frv/fcmpd.cgs
+++ b/sim/testsuite/frv/fcmpd.cgs
diff --git a/sim/testsuite/sim/frv/fcmps.cgs b/sim/testsuite/frv/fcmps.cgs
index ea1ccc05f29..ea1ccc05f29 100644
--- a/sim/testsuite/sim/frv/fcmps.cgs
+++ b/sim/testsuite/frv/fcmps.cgs
diff --git a/sim/testsuite/sim/frv/fdabss.cgs b/sim/testsuite/frv/fdabss.cgs
index 83d3e1c723e..83d3e1c723e 100644
--- a/sim/testsuite/sim/frv/fdabss.cgs
+++ b/sim/testsuite/frv/fdabss.cgs
diff --git a/sim/testsuite/sim/frv/fdadds.cgs b/sim/testsuite/frv/fdadds.cgs
index ecfa56cded8..ecfa56cded8 100644
--- a/sim/testsuite/sim/frv/fdadds.cgs
+++ b/sim/testsuite/frv/fdadds.cgs
diff --git a/sim/testsuite/sim/frv/fdcmps.cgs b/sim/testsuite/frv/fdcmps.cgs
index 397832c3bed..397832c3bed 100644
--- a/sim/testsuite/sim/frv/fdcmps.cgs
+++ b/sim/testsuite/frv/fdcmps.cgs
diff --git a/sim/testsuite/sim/frv/fddivs.cgs b/sim/testsuite/frv/fddivs.cgs
index ac423b29b1a..ac423b29b1a 100644
--- a/sim/testsuite/sim/frv/fddivs.cgs
+++ b/sim/testsuite/frv/fddivs.cgs
diff --git a/sim/testsuite/sim/frv/fditos.cgs b/sim/testsuite/frv/fditos.cgs
index 412e8afa649..412e8afa649 100644
--- a/sim/testsuite/sim/frv/fditos.cgs
+++ b/sim/testsuite/frv/fditos.cgs
diff --git a/sim/testsuite/sim/frv/fdivd.cgs b/sim/testsuite/frv/fdivd.cgs
index 65222bb64bf..65222bb64bf 100644
--- a/sim/testsuite/sim/frv/fdivd.cgs
+++ b/sim/testsuite/frv/fdivd.cgs
diff --git a/sim/testsuite/sim/frv/fdivs.cgs b/sim/testsuite/frv/fdivs.cgs
index cf2bd4b9b0f..cf2bd4b9b0f 100644
--- a/sim/testsuite/sim/frv/fdivs.cgs
+++ b/sim/testsuite/frv/fdivs.cgs
diff --git a/sim/testsuite/sim/frv/fdmadds.cgs b/sim/testsuite/frv/fdmadds.cgs
index 7035366ac50..7035366ac50 100644
--- a/sim/testsuite/sim/frv/fdmadds.cgs
+++ b/sim/testsuite/frv/fdmadds.cgs
diff --git a/sim/testsuite/sim/frv/fdmas.cgs b/sim/testsuite/frv/fdmas.cgs
index a7162db296e..a7162db296e 100644
--- a/sim/testsuite/sim/frv/fdmas.cgs
+++ b/sim/testsuite/frv/fdmas.cgs
diff --git a/sim/testsuite/sim/frv/fdmovs.cgs b/sim/testsuite/frv/fdmovs.cgs
index 58e9607ccfc..58e9607ccfc 100644
--- a/sim/testsuite/sim/frv/fdmovs.cgs
+++ b/sim/testsuite/frv/fdmovs.cgs
diff --git a/sim/testsuite/sim/frv/fdmss.cgs b/sim/testsuite/frv/fdmss.cgs
index 5457a1ee600..5457a1ee600 100644
--- a/sim/testsuite/sim/frv/fdmss.cgs
+++ b/sim/testsuite/frv/fdmss.cgs
diff --git a/sim/testsuite/sim/frv/fdmulcs.cgs b/sim/testsuite/frv/fdmulcs.cgs
index a7cb15950d0..a7cb15950d0 100644
--- a/sim/testsuite/sim/frv/fdmulcs.cgs
+++ b/sim/testsuite/frv/fdmulcs.cgs
diff --git a/sim/testsuite/sim/frv/fdmuls.cgs b/sim/testsuite/frv/fdmuls.cgs
index 2c2c05abdf0..2c2c05abdf0 100644
--- a/sim/testsuite/sim/frv/fdmuls.cgs
+++ b/sim/testsuite/frv/fdmuls.cgs
diff --git a/sim/testsuite/sim/frv/fdnegs.cgs b/sim/testsuite/frv/fdnegs.cgs
index db409cb04a4..db409cb04a4 100644
--- a/sim/testsuite/sim/frv/fdnegs.cgs
+++ b/sim/testsuite/frv/fdnegs.cgs
diff --git a/sim/testsuite/sim/frv/fdsads.cgs b/sim/testsuite/frv/fdsads.cgs
index 123810df17d..123810df17d 100644
--- a/sim/testsuite/sim/frv/fdsads.cgs
+++ b/sim/testsuite/frv/fdsads.cgs
diff --git a/sim/testsuite/sim/frv/fdsqrts.cgs b/sim/testsuite/frv/fdsqrts.cgs
index 6026b93a2a0..6026b93a2a0 100644
--- a/sim/testsuite/sim/frv/fdsqrts.cgs
+++ b/sim/testsuite/frv/fdsqrts.cgs
diff --git a/sim/testsuite/sim/frv/fdstoi.cgs b/sim/testsuite/frv/fdstoi.cgs
index 5c79e49dfc6..5c79e49dfc6 100644
--- a/sim/testsuite/sim/frv/fdstoi.cgs
+++ b/sim/testsuite/frv/fdstoi.cgs
diff --git a/sim/testsuite/sim/frv/fdsubs.cgs b/sim/testsuite/frv/fdsubs.cgs
index 93dae46d9ee..93dae46d9ee 100644
--- a/sim/testsuite/sim/frv/fdsubs.cgs
+++ b/sim/testsuite/frv/fdsubs.cgs
diff --git a/sim/testsuite/sim/frv/fdtoi.cgs b/sim/testsuite/frv/fdtoi.cgs
index 1749852263e..1749852263e 100644
--- a/sim/testsuite/sim/frv/fdtoi.cgs
+++ b/sim/testsuite/frv/fdtoi.cgs
diff --git a/sim/testsuite/sim/frv/fitod.cgs b/sim/testsuite/frv/fitod.cgs
index 62ef1f21f39..62ef1f21f39 100644
--- a/sim/testsuite/sim/frv/fitod.cgs
+++ b/sim/testsuite/frv/fitod.cgs
diff --git a/sim/testsuite/sim/frv/fitos.cgs b/sim/testsuite/frv/fitos.cgs
index 2afe290565c..2afe290565c 100644
--- a/sim/testsuite/sim/frv/fitos.cgs
+++ b/sim/testsuite/frv/fitos.cgs
diff --git a/sim/testsuite/sim/frv/fmad.cgs b/sim/testsuite/frv/fmad.cgs
index 64fee9c56ea..64fee9c56ea 100644
--- a/sim/testsuite/sim/frv/fmad.cgs
+++ b/sim/testsuite/frv/fmad.cgs
diff --git a/sim/testsuite/sim/frv/fmaddd.cgs b/sim/testsuite/frv/fmaddd.cgs
index bfa816f1a2a..bfa816f1a2a 100644
--- a/sim/testsuite/sim/frv/fmaddd.cgs
+++ b/sim/testsuite/frv/fmaddd.cgs
diff --git a/sim/testsuite/sim/frv/fmadds.cgs b/sim/testsuite/frv/fmadds.cgs
index 128c82a9b56..128c82a9b56 100644
--- a/sim/testsuite/sim/frv/fmadds.cgs
+++ b/sim/testsuite/frv/fmadds.cgs
diff --git a/sim/testsuite/sim/frv/fmas.cgs b/sim/testsuite/frv/fmas.cgs
index 1e7b1dfef8b..1e7b1dfef8b 100644
--- a/sim/testsuite/sim/frv/fmas.cgs
+++ b/sim/testsuite/frv/fmas.cgs
diff --git a/sim/testsuite/sim/frv/fmovd.cgs b/sim/testsuite/frv/fmovd.cgs
index 938faa2adf6..938faa2adf6 100644
--- a/sim/testsuite/sim/frv/fmovd.cgs
+++ b/sim/testsuite/frv/fmovd.cgs
diff --git a/sim/testsuite/sim/frv/fmovs.cgs b/sim/testsuite/frv/fmovs.cgs
index 2a70277f6e5..2a70277f6e5 100644
--- a/sim/testsuite/sim/frv/fmovs.cgs
+++ b/sim/testsuite/frv/fmovs.cgs
diff --git a/sim/testsuite/sim/frv/fmsd.cgs b/sim/testsuite/frv/fmsd.cgs
index cd2efbd119e..cd2efbd119e 100644
--- a/sim/testsuite/sim/frv/fmsd.cgs
+++ b/sim/testsuite/frv/fmsd.cgs
diff --git a/sim/testsuite/sim/frv/fmss.cgs b/sim/testsuite/frv/fmss.cgs
index defe0690aac..defe0690aac 100644
--- a/sim/testsuite/sim/frv/fmss.cgs
+++ b/sim/testsuite/frv/fmss.cgs
diff --git a/sim/testsuite/sim/frv/fmsubd.cgs b/sim/testsuite/frv/fmsubd.cgs
index 6b4c943c1bb..6b4c943c1bb 100644
--- a/sim/testsuite/sim/frv/fmsubd.cgs
+++ b/sim/testsuite/frv/fmsubd.cgs
diff --git a/sim/testsuite/sim/frv/fmsubs.cgs b/sim/testsuite/frv/fmsubs.cgs
index 14a5bb355a3..14a5bb355a3 100644
--- a/sim/testsuite/sim/frv/fmsubs.cgs
+++ b/sim/testsuite/frv/fmsubs.cgs
diff --git a/sim/testsuite/sim/frv/fmuld.cgs b/sim/testsuite/frv/fmuld.cgs
index e06ca07675a..e06ca07675a 100644
--- a/sim/testsuite/sim/frv/fmuld.cgs
+++ b/sim/testsuite/frv/fmuld.cgs
diff --git a/sim/testsuite/sim/frv/fmuls.cgs b/sim/testsuite/frv/fmuls.cgs
index a92fa1ea83c..a92fa1ea83c 100644
--- a/sim/testsuite/sim/frv/fmuls.cgs
+++ b/sim/testsuite/frv/fmuls.cgs
diff --git a/sim/testsuite/sim/frv/fnegd.cgs b/sim/testsuite/frv/fnegd.cgs
index c18721b8e72..c18721b8e72 100644
--- a/sim/testsuite/sim/frv/fnegd.cgs
+++ b/sim/testsuite/frv/fnegd.cgs
diff --git a/sim/testsuite/sim/frv/fnegs.cgs b/sim/testsuite/frv/fnegs.cgs
index fdb87704ab5..fdb87704ab5 100644
--- a/sim/testsuite/sim/frv/fnegs.cgs
+++ b/sim/testsuite/frv/fnegs.cgs
diff --git a/sim/testsuite/sim/frv/fnop.cgs b/sim/testsuite/frv/fnop.cgs
index 5e48384751a..5e48384751a 100644
--- a/sim/testsuite/sim/frv/fnop.cgs
+++ b/sim/testsuite/frv/fnop.cgs
diff --git a/sim/testsuite/sim/frv/fr400/addss.cgs b/sim/testsuite/frv/fr400/addss.cgs
index b108f506924..b108f506924 100644
--- a/sim/testsuite/sim/frv/fr400/addss.cgs
+++ b/sim/testsuite/frv/fr400/addss.cgs
diff --git a/sim/testsuite/sim/frv/fr400/allinsn.exp b/sim/testsuite/frv/fr400/allinsn.exp
index b1697610403..b1697610403 100644
--- a/sim/testsuite/sim/frv/fr400/allinsn.exp
+++ b/sim/testsuite/frv/fr400/allinsn.exp
diff --git a/sim/testsuite/sim/frv/fr400/csdiv.cgs b/sim/testsuite/frv/fr400/csdiv.cgs
index 9fa6d8c6af9..9fa6d8c6af9 100644
--- a/sim/testsuite/sim/frv/fr400/csdiv.cgs
+++ b/sim/testsuite/frv/fr400/csdiv.cgs
diff --git a/sim/testsuite/sim/frv/fr400/maddaccs.cgs b/sim/testsuite/frv/fr400/maddaccs.cgs
index 98659c42c13..98659c42c13 100644
--- a/sim/testsuite/sim/frv/fr400/maddaccs.cgs
+++ b/sim/testsuite/frv/fr400/maddaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr400/masaccs.cgs b/sim/testsuite/frv/fr400/masaccs.cgs
index 8fbde91f872..8fbde91f872 100644
--- a/sim/testsuite/sim/frv/fr400/masaccs.cgs
+++ b/sim/testsuite/frv/fr400/masaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr400/maveh.cgs b/sim/testsuite/frv/fr400/maveh.cgs
index 445e121daf6..445e121daf6 100644
--- a/sim/testsuite/sim/frv/fr400/maveh.cgs
+++ b/sim/testsuite/frv/fr400/maveh.cgs
diff --git a/sim/testsuite/sim/frv/fr400/mclracc.cgs b/sim/testsuite/frv/fr400/mclracc.cgs
index 02975446be4..02975446be4 100644
--- a/sim/testsuite/sim/frv/fr400/mclracc.cgs
+++ b/sim/testsuite/frv/fr400/mclracc.cgs
diff --git a/sim/testsuite/sim/frv/fr400/mhdseth.cgs b/sim/testsuite/frv/fr400/mhdseth.cgs
index b99c996f78b..b99c996f78b 100644
--- a/sim/testsuite/sim/frv/fr400/mhdseth.cgs
+++ b/sim/testsuite/frv/fr400/mhdseth.cgs
diff --git a/sim/testsuite/sim/frv/fr400/mhdsets.cgs b/sim/testsuite/frv/fr400/mhdsets.cgs
index c495cb7130c..c495cb7130c 100644
--- a/sim/testsuite/sim/frv/fr400/mhdsets.cgs
+++ b/sim/testsuite/frv/fr400/mhdsets.cgs
diff --git a/sim/testsuite/sim/frv/fr400/mhsethih.cgs b/sim/testsuite/frv/fr400/mhsethih.cgs
index fed9d2335e7..fed9d2335e7 100644
--- a/sim/testsuite/sim/frv/fr400/mhsethih.cgs
+++ b/sim/testsuite/frv/fr400/mhsethih.cgs
diff --git a/sim/testsuite/sim/frv/fr400/mhsethis.cgs b/sim/testsuite/frv/fr400/mhsethis.cgs
index ade9102a5e3..ade9102a5e3 100644
--- a/sim/testsuite/sim/frv/fr400/mhsethis.cgs
+++ b/sim/testsuite/frv/fr400/mhsethis.cgs
diff --git a/sim/testsuite/sim/frv/fr400/mhsetloh.cgs b/sim/testsuite/frv/fr400/mhsetloh.cgs
index 1dedb836eca..1dedb836eca 100644
--- a/sim/testsuite/sim/frv/fr400/mhsetloh.cgs
+++ b/sim/testsuite/frv/fr400/mhsetloh.cgs
diff --git a/sim/testsuite/sim/frv/fr400/mhsetlos.cgs b/sim/testsuite/frv/fr400/mhsetlos.cgs
index 8e8839ab6e9..8e8839ab6e9 100644
--- a/sim/testsuite/sim/frv/fr400/mhsetlos.cgs
+++ b/sim/testsuite/frv/fr400/mhsetlos.cgs
diff --git a/sim/testsuite/sim/frv/fr400/movgs.cgs b/sim/testsuite/frv/fr400/movgs.cgs
index 4e22aab5b5d..4e22aab5b5d 100644
--- a/sim/testsuite/sim/frv/fr400/movgs.cgs
+++ b/sim/testsuite/frv/fr400/movgs.cgs
diff --git a/sim/testsuite/sim/frv/fr400/movsg.cgs b/sim/testsuite/frv/fr400/movsg.cgs
index 3f9df25faf7..3f9df25faf7 100644
--- a/sim/testsuite/sim/frv/fr400/movsg.cgs
+++ b/sim/testsuite/frv/fr400/movsg.cgs
diff --git a/sim/testsuite/sim/frv/fr400/msubaccs.cgs b/sim/testsuite/frv/fr400/msubaccs.cgs
index f0aba1dbfb1..f0aba1dbfb1 100644
--- a/sim/testsuite/sim/frv/fr400/msubaccs.cgs
+++ b/sim/testsuite/frv/fr400/msubaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr400/scutss.cgs b/sim/testsuite/frv/fr400/scutss.cgs
index f958de68dfc..f958de68dfc 100644
--- a/sim/testsuite/sim/frv/fr400/scutss.cgs
+++ b/sim/testsuite/frv/fr400/scutss.cgs
diff --git a/sim/testsuite/sim/frv/fr400/sdiv.cgs b/sim/testsuite/frv/fr400/sdiv.cgs
index b9c03cfeea3..b9c03cfeea3 100644
--- a/sim/testsuite/sim/frv/fr400/sdiv.cgs
+++ b/sim/testsuite/frv/fr400/sdiv.cgs
diff --git a/sim/testsuite/sim/frv/fr400/sdivi.cgs b/sim/testsuite/frv/fr400/sdivi.cgs
index fda573e5842..fda573e5842 100644
--- a/sim/testsuite/sim/frv/fr400/sdivi.cgs
+++ b/sim/testsuite/frv/fr400/sdivi.cgs
diff --git a/sim/testsuite/sim/frv/fr400/slass.cgs b/sim/testsuite/frv/fr400/slass.cgs
index 3e8bcac2f94..3e8bcac2f94 100644
--- a/sim/testsuite/sim/frv/fr400/slass.cgs
+++ b/sim/testsuite/frv/fr400/slass.cgs
diff --git a/sim/testsuite/sim/frv/fr400/smass.cgs b/sim/testsuite/frv/fr400/smass.cgs
index 4594ecd0abb..4594ecd0abb 100644
--- a/sim/testsuite/sim/frv/fr400/smass.cgs
+++ b/sim/testsuite/frv/fr400/smass.cgs
diff --git a/sim/testsuite/sim/frv/fr400/smsss.cgs b/sim/testsuite/frv/fr400/smsss.cgs
index 50876d83bc3..50876d83bc3 100644
--- a/sim/testsuite/sim/frv/fr400/smsss.cgs
+++ b/sim/testsuite/frv/fr400/smsss.cgs
diff --git a/sim/testsuite/sim/frv/fr400/smu.cgs b/sim/testsuite/frv/fr400/smu.cgs
index eae788ed8ea..eae788ed8ea 100644
--- a/sim/testsuite/sim/frv/fr400/smu.cgs
+++ b/sim/testsuite/frv/fr400/smu.cgs
diff --git a/sim/testsuite/sim/frv/fr400/subss.cgs b/sim/testsuite/frv/fr400/subss.cgs
index fcda589a9f3..fcda589a9f3 100644
--- a/sim/testsuite/sim/frv/fr400/subss.cgs
+++ b/sim/testsuite/frv/fr400/subss.cgs
diff --git a/sim/testsuite/sim/frv/fr400/udiv.cgs b/sim/testsuite/frv/fr400/udiv.cgs
index dd92bcd0442..dd92bcd0442 100644
--- a/sim/testsuite/sim/frv/fr400/udiv.cgs
+++ b/sim/testsuite/frv/fr400/udiv.cgs
diff --git a/sim/testsuite/sim/frv/fr400/udivi.cgs b/sim/testsuite/frv/fr400/udivi.cgs
index 69a7937a983..69a7937a983 100644
--- a/sim/testsuite/sim/frv/fr400/udivi.cgs
+++ b/sim/testsuite/frv/fr400/udivi.cgs
diff --git a/sim/testsuite/sim/frv/fr500/allinsn.exp b/sim/testsuite/frv/fr500/allinsn.exp
index 7d192593efb..7d192593efb 100644
--- a/sim/testsuite/sim/frv/fr500/allinsn.exp
+++ b/sim/testsuite/frv/fr500/allinsn.exp
diff --git a/sim/testsuite/sim/frv/fr500/cmqaddhss.cgs b/sim/testsuite/frv/fr500/cmqaddhss.cgs
index 9c886205b1d..9c886205b1d 100644
--- a/sim/testsuite/sim/frv/fr500/cmqaddhss.cgs
+++ b/sim/testsuite/frv/fr500/cmqaddhss.cgs
diff --git a/sim/testsuite/sim/frv/fr500/cmqaddhus.cgs b/sim/testsuite/frv/fr500/cmqaddhus.cgs
index 5b29c9a93b0..5b29c9a93b0 100644
--- a/sim/testsuite/sim/frv/fr500/cmqaddhus.cgs
+++ b/sim/testsuite/frv/fr500/cmqaddhus.cgs
diff --git a/sim/testsuite/sim/frv/fr500/cmqsubhss.cgs b/sim/testsuite/frv/fr500/cmqsubhss.cgs
index 4dbee66c7e6..4dbee66c7e6 100644
--- a/sim/testsuite/sim/frv/fr500/cmqsubhss.cgs
+++ b/sim/testsuite/frv/fr500/cmqsubhss.cgs
diff --git a/sim/testsuite/sim/frv/fr500/cmqsubhus.cgs b/sim/testsuite/frv/fr500/cmqsubhus.cgs
index f60ae981706..f60ae981706 100644
--- a/sim/testsuite/sim/frv/fr500/cmqsubhus.cgs
+++ b/sim/testsuite/frv/fr500/cmqsubhus.cgs
diff --git a/sim/testsuite/sim/frv/fr500/dcpl.cgs b/sim/testsuite/frv/fr500/dcpl.cgs
index c0c904cd820..c0c904cd820 100644
--- a/sim/testsuite/sim/frv/fr500/dcpl.cgs
+++ b/sim/testsuite/frv/fr500/dcpl.cgs
diff --git a/sim/testsuite/sim/frv/fr500/dcul.cgs b/sim/testsuite/frv/fr500/dcul.cgs
index 1c5bd93c181..1c5bd93c181 100644
--- a/sim/testsuite/sim/frv/fr500/dcul.cgs
+++ b/sim/testsuite/frv/fr500/dcul.cgs
diff --git a/sim/testsuite/sim/frv/fr500/mclracc.cgs b/sim/testsuite/frv/fr500/mclracc.cgs
index 43fcf7599ca..43fcf7599ca 100644
--- a/sim/testsuite/sim/frv/fr500/mclracc.cgs
+++ b/sim/testsuite/frv/fr500/mclracc.cgs
diff --git a/sim/testsuite/sim/frv/fr500/mqaddhss.cgs b/sim/testsuite/frv/fr500/mqaddhss.cgs
index 7183a3f7eb6..7183a3f7eb6 100644
--- a/sim/testsuite/sim/frv/fr500/mqaddhss.cgs
+++ b/sim/testsuite/frv/fr500/mqaddhss.cgs
diff --git a/sim/testsuite/sim/frv/fr500/mqaddhus.cgs b/sim/testsuite/frv/fr500/mqaddhus.cgs
index 9faa109fc2a..9faa109fc2a 100644
--- a/sim/testsuite/sim/frv/fr500/mqaddhus.cgs
+++ b/sim/testsuite/frv/fr500/mqaddhus.cgs
diff --git a/sim/testsuite/sim/frv/fr500/mqsubhss.cgs b/sim/testsuite/frv/fr500/mqsubhss.cgs
index 74d5a870e72..74d5a870e72 100644
--- a/sim/testsuite/sim/frv/fr500/mqsubhss.cgs
+++ b/sim/testsuite/frv/fr500/mqsubhss.cgs
diff --git a/sim/testsuite/sim/frv/fr500/mqsubhus.cgs b/sim/testsuite/frv/fr500/mqsubhus.cgs
index 44aa7a94487..44aa7a94487 100644
--- a/sim/testsuite/sim/frv/fr500/mqsubhus.cgs
+++ b/sim/testsuite/frv/fr500/mqsubhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/allinsn.exp b/sim/testsuite/frv/fr550/allinsn.exp
index 1fe17952de1..1fe17952de1 100644
--- a/sim/testsuite/sim/frv/fr550/allinsn.exp
+++ b/sim/testsuite/frv/fr550/allinsn.exp
diff --git a/sim/testsuite/sim/frv/fr550/cmaddhss.cgs b/sim/testsuite/frv/fr550/cmaddhss.cgs
index 174a3dcc56e..174a3dcc56e 100644
--- a/sim/testsuite/sim/frv/fr550/cmaddhss.cgs
+++ b/sim/testsuite/frv/fr550/cmaddhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmaddhus.cgs b/sim/testsuite/frv/fr550/cmaddhus.cgs
index 40e11529ce7..40e11529ce7 100644
--- a/sim/testsuite/sim/frv/fr550/cmaddhus.cgs
+++ b/sim/testsuite/frv/fr550/cmaddhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmcpxiu.cgs b/sim/testsuite/frv/fr550/cmcpxiu.cgs
index 341949ba488..341949ba488 100644
--- a/sim/testsuite/sim/frv/fr550/cmcpxiu.cgs
+++ b/sim/testsuite/frv/fr550/cmcpxiu.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmcpxru.cgs b/sim/testsuite/frv/fr550/cmcpxru.cgs
index 3eeb0a041ed..3eeb0a041ed 100644
--- a/sim/testsuite/sim/frv/fr550/cmcpxru.cgs
+++ b/sim/testsuite/frv/fr550/cmcpxru.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmmachs.cgs b/sim/testsuite/frv/fr550/cmmachs.cgs
index f716867d35c..f716867d35c 100644
--- a/sim/testsuite/sim/frv/fr550/cmmachs.cgs
+++ b/sim/testsuite/frv/fr550/cmmachs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmmachu.cgs b/sim/testsuite/frv/fr550/cmmachu.cgs
index 176d1b1aca6..176d1b1aca6 100644
--- a/sim/testsuite/sim/frv/fr550/cmmachu.cgs
+++ b/sim/testsuite/frv/fr550/cmmachu.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmqaddhss.cgs b/sim/testsuite/frv/fr550/cmqaddhss.cgs
index 3d32bec08e4..3d32bec08e4 100644
--- a/sim/testsuite/sim/frv/fr550/cmqaddhss.cgs
+++ b/sim/testsuite/frv/fr550/cmqaddhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmqaddhus.cgs b/sim/testsuite/frv/fr550/cmqaddhus.cgs
index 4e25ba43ca2..4e25ba43ca2 100644
--- a/sim/testsuite/sim/frv/fr550/cmqaddhus.cgs
+++ b/sim/testsuite/frv/fr550/cmqaddhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmqmachs.cgs b/sim/testsuite/frv/fr550/cmqmachs.cgs
index 0aee4f0ab77..0aee4f0ab77 100644
--- a/sim/testsuite/sim/frv/fr550/cmqmachs.cgs
+++ b/sim/testsuite/frv/fr550/cmqmachs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmqmachu.cgs b/sim/testsuite/frv/fr550/cmqmachu.cgs
index 8b880f82436..8b880f82436 100644
--- a/sim/testsuite/sim/frv/fr550/cmqmachu.cgs
+++ b/sim/testsuite/frv/fr550/cmqmachu.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmqsubhss.cgs b/sim/testsuite/frv/fr550/cmqsubhss.cgs
index 490b449ec83..490b449ec83 100644
--- a/sim/testsuite/sim/frv/fr550/cmqsubhss.cgs
+++ b/sim/testsuite/frv/fr550/cmqsubhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmqsubhus.cgs b/sim/testsuite/frv/fr550/cmqsubhus.cgs
index 90bd89ae63f..90bd89ae63f 100644
--- a/sim/testsuite/sim/frv/fr550/cmqsubhus.cgs
+++ b/sim/testsuite/frv/fr550/cmqsubhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmsubhss.cgs b/sim/testsuite/frv/fr550/cmsubhss.cgs
index 9370d54c9cf..9370d54c9cf 100644
--- a/sim/testsuite/sim/frv/fr550/cmsubhss.cgs
+++ b/sim/testsuite/frv/fr550/cmsubhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/cmsubhus.cgs b/sim/testsuite/frv/fr550/cmsubhus.cgs
index 5cf676b7967..5cf676b7967 100644
--- a/sim/testsuite/sim/frv/fr550/cmsubhus.cgs
+++ b/sim/testsuite/frv/fr550/cmsubhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/dcpl.cgs b/sim/testsuite/frv/fr550/dcpl.cgs
index 93c659a5917..93c659a5917 100644
--- a/sim/testsuite/sim/frv/fr550/dcpl.cgs
+++ b/sim/testsuite/frv/fr550/dcpl.cgs
diff --git a/sim/testsuite/sim/frv/fr550/dcul.cgs b/sim/testsuite/frv/fr550/dcul.cgs
index a3bd4be8cd5..a3bd4be8cd5 100644
--- a/sim/testsuite/sim/frv/fr550/dcul.cgs
+++ b/sim/testsuite/frv/fr550/dcul.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mabshs.cgs b/sim/testsuite/frv/fr550/mabshs.cgs
index 9168df8981b..9168df8981b 100644
--- a/sim/testsuite/sim/frv/fr550/mabshs.cgs
+++ b/sim/testsuite/frv/fr550/mabshs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/maddaccs.cgs b/sim/testsuite/frv/fr550/maddaccs.cgs
index 262a148470d..262a148470d 100644
--- a/sim/testsuite/sim/frv/fr550/maddaccs.cgs
+++ b/sim/testsuite/frv/fr550/maddaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/maddhss.cgs b/sim/testsuite/frv/fr550/maddhss.cgs
index 8c5c7143659..8c5c7143659 100644
--- a/sim/testsuite/sim/frv/fr550/maddhss.cgs
+++ b/sim/testsuite/frv/fr550/maddhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/maddhus.cgs b/sim/testsuite/frv/fr550/maddhus.cgs
index 93d06bd5251..93d06bd5251 100644
--- a/sim/testsuite/sim/frv/fr550/maddhus.cgs
+++ b/sim/testsuite/frv/fr550/maddhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/masaccs.cgs b/sim/testsuite/frv/fr550/masaccs.cgs
index 9595d161e5c..9595d161e5c 100644
--- a/sim/testsuite/sim/frv/fr550/masaccs.cgs
+++ b/sim/testsuite/frv/fr550/masaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mdaddaccs.cgs b/sim/testsuite/frv/fr550/mdaddaccs.cgs
index 92d23d0b23a..92d23d0b23a 100644
--- a/sim/testsuite/sim/frv/fr550/mdaddaccs.cgs
+++ b/sim/testsuite/frv/fr550/mdaddaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mdasaccs.cgs b/sim/testsuite/frv/fr550/mdasaccs.cgs
index 88216212fbf..88216212fbf 100644
--- a/sim/testsuite/sim/frv/fr550/mdasaccs.cgs
+++ b/sim/testsuite/frv/fr550/mdasaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mdsubaccs.cgs b/sim/testsuite/frv/fr550/mdsubaccs.cgs
index 1fe7498c4ff..1fe7498c4ff 100644
--- a/sim/testsuite/sim/frv/fr550/mdsubaccs.cgs
+++ b/sim/testsuite/frv/fr550/mdsubaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mmachs.cgs b/sim/testsuite/frv/fr550/mmachs.cgs
index 90140765844..90140765844 100644
--- a/sim/testsuite/sim/frv/fr550/mmachs.cgs
+++ b/sim/testsuite/frv/fr550/mmachs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mmachu.cgs b/sim/testsuite/frv/fr550/mmachu.cgs
index cd5c03c32ec..cd5c03c32ec 100644
--- a/sim/testsuite/sim/frv/fr550/mmachu.cgs
+++ b/sim/testsuite/frv/fr550/mmachu.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mmrdhs.cgs b/sim/testsuite/frv/fr550/mmrdhs.cgs
index 1aeb1b5793c..1aeb1b5793c 100644
--- a/sim/testsuite/sim/frv/fr550/mmrdhs.cgs
+++ b/sim/testsuite/frv/fr550/mmrdhs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mmrdhu.cgs b/sim/testsuite/frv/fr550/mmrdhu.cgs
index 99378bcc9a1..99378bcc9a1 100644
--- a/sim/testsuite/sim/frv/fr550/mmrdhu.cgs
+++ b/sim/testsuite/frv/fr550/mmrdhu.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqaddhss.cgs b/sim/testsuite/frv/fr550/mqaddhss.cgs
index b0c7853ee46..b0c7853ee46 100644
--- a/sim/testsuite/sim/frv/fr550/mqaddhss.cgs
+++ b/sim/testsuite/frv/fr550/mqaddhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqaddhus.cgs b/sim/testsuite/frv/fr550/mqaddhus.cgs
index 7f8b7550a95..7f8b7550a95 100644
--- a/sim/testsuite/sim/frv/fr550/mqaddhus.cgs
+++ b/sim/testsuite/frv/fr550/mqaddhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqmachs.cgs b/sim/testsuite/frv/fr550/mqmachs.cgs
index 2f18620b025..2f18620b025 100644
--- a/sim/testsuite/sim/frv/fr550/mqmachs.cgs
+++ b/sim/testsuite/frv/fr550/mqmachs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqmachu.cgs b/sim/testsuite/frv/fr550/mqmachu.cgs
index 71cba98b8c1..71cba98b8c1 100644
--- a/sim/testsuite/sim/frv/fr550/mqmachu.cgs
+++ b/sim/testsuite/frv/fr550/mqmachu.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqmacxhs.cgs b/sim/testsuite/frv/fr550/mqmacxhs.cgs
index aded33ee006..aded33ee006 100644
--- a/sim/testsuite/sim/frv/fr550/mqmacxhs.cgs
+++ b/sim/testsuite/frv/fr550/mqmacxhs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqsubhss.cgs b/sim/testsuite/frv/fr550/mqsubhss.cgs
index a8936e98ba4..a8936e98ba4 100644
--- a/sim/testsuite/sim/frv/fr550/mqsubhss.cgs
+++ b/sim/testsuite/frv/fr550/mqsubhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqsubhus.cgs b/sim/testsuite/frv/fr550/mqsubhus.cgs
index fc92eb5a7fa..fc92eb5a7fa 100644
--- a/sim/testsuite/sim/frv/fr550/mqsubhus.cgs
+++ b/sim/testsuite/frv/fr550/mqsubhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqxmachs.cgs b/sim/testsuite/frv/fr550/mqxmachs.cgs
index 3c08e416b74..3c08e416b74 100644
--- a/sim/testsuite/sim/frv/fr550/mqxmachs.cgs
+++ b/sim/testsuite/frv/fr550/mqxmachs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mqxmacxhs.cgs b/sim/testsuite/frv/fr550/mqxmacxhs.cgs
index 32b043b67e5..32b043b67e5 100644
--- a/sim/testsuite/sim/frv/fr550/mqxmacxhs.cgs
+++ b/sim/testsuite/frv/fr550/mqxmacxhs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/msubaccs.cgs b/sim/testsuite/frv/fr550/msubaccs.cgs
index eeaf4a6080f..eeaf4a6080f 100644
--- a/sim/testsuite/sim/frv/fr550/msubaccs.cgs
+++ b/sim/testsuite/frv/fr550/msubaccs.cgs
diff --git a/sim/testsuite/sim/frv/fr550/msubhss.cgs b/sim/testsuite/frv/fr550/msubhss.cgs
index 6beb6764462..6beb6764462 100644
--- a/sim/testsuite/sim/frv/fr550/msubhss.cgs
+++ b/sim/testsuite/frv/fr550/msubhss.cgs
diff --git a/sim/testsuite/sim/frv/fr550/msubhus.cgs b/sim/testsuite/frv/fr550/msubhus.cgs
index 5a3cd26f773..5a3cd26f773 100644
--- a/sim/testsuite/sim/frv/fr550/msubhus.cgs
+++ b/sim/testsuite/frv/fr550/msubhus.cgs
diff --git a/sim/testsuite/sim/frv/fr550/mtrap.cgs b/sim/testsuite/frv/fr550/mtrap.cgs
index 83dca7b875a..83dca7b875a 100644
--- a/sim/testsuite/sim/frv/fr550/mtrap.cgs
+++ b/sim/testsuite/frv/fr550/mtrap.cgs
diff --git a/sim/testsuite/sim/frv/fr550/udiv.cgs b/sim/testsuite/frv/fr550/udiv.cgs
index 05cbde425ab..05cbde425ab 100644
--- a/sim/testsuite/sim/frv/fr550/udiv.cgs
+++ b/sim/testsuite/frv/fr550/udiv.cgs
diff --git a/sim/testsuite/sim/frv/fr550/udivi.cgs b/sim/testsuite/frv/fr550/udivi.cgs
index d5ee1c4c145..d5ee1c4c145 100644
--- a/sim/testsuite/sim/frv/fr550/udivi.cgs
+++ b/sim/testsuite/frv/fr550/udivi.cgs
diff --git a/sim/testsuite/sim/frv/fsqrtd.cgs b/sim/testsuite/frv/fsqrtd.cgs
index a428b013b6e..a428b013b6e 100644
--- a/sim/testsuite/sim/frv/fsqrtd.cgs
+++ b/sim/testsuite/frv/fsqrtd.cgs
diff --git a/sim/testsuite/sim/frv/fsqrts.cgs b/sim/testsuite/frv/fsqrts.cgs
index e771c40b070..e771c40b070 100644
--- a/sim/testsuite/sim/frv/fsqrts.cgs
+++ b/sim/testsuite/frv/fsqrts.cgs
diff --git a/sim/testsuite/sim/frv/fstoi.cgs b/sim/testsuite/frv/fstoi.cgs
index 0a90a2aec2e..0a90a2aec2e 100644
--- a/sim/testsuite/sim/frv/fstoi.cgs
+++ b/sim/testsuite/frv/fstoi.cgs
diff --git a/sim/testsuite/sim/frv/fsubd.cgs b/sim/testsuite/frv/fsubd.cgs
index fed2d04aaf7..fed2d04aaf7 100644
--- a/sim/testsuite/sim/frv/fsubd.cgs
+++ b/sim/testsuite/frv/fsubd.cgs
diff --git a/sim/testsuite/sim/frv/fsubs.cgs b/sim/testsuite/frv/fsubs.cgs
index c1143ade113..c1143ade113 100644
--- a/sim/testsuite/sim/frv/fsubs.cgs
+++ b/sim/testsuite/frv/fsubs.cgs
diff --git a/sim/testsuite/sim/frv/fteq.cgs b/sim/testsuite/frv/fteq.cgs
index 020a88712ee..020a88712ee 100644
--- a/sim/testsuite/sim/frv/fteq.cgs
+++ b/sim/testsuite/frv/fteq.cgs
diff --git a/sim/testsuite/sim/frv/ftge.cgs b/sim/testsuite/frv/ftge.cgs
index eab7a061701..eab7a061701 100644
--- a/sim/testsuite/sim/frv/ftge.cgs
+++ b/sim/testsuite/frv/ftge.cgs
diff --git a/sim/testsuite/sim/frv/ftgt.cgs b/sim/testsuite/frv/ftgt.cgs
index 9035fbc8773..9035fbc8773 100644
--- a/sim/testsuite/sim/frv/ftgt.cgs
+++ b/sim/testsuite/frv/ftgt.cgs
diff --git a/sim/testsuite/sim/frv/ftieq.cgs b/sim/testsuite/frv/ftieq.cgs
index a5710ad10dc..a5710ad10dc 100644
--- a/sim/testsuite/sim/frv/ftieq.cgs
+++ b/sim/testsuite/frv/ftieq.cgs
diff --git a/sim/testsuite/sim/frv/ftige.cgs b/sim/testsuite/frv/ftige.cgs
index 5b58ce0c390..5b58ce0c390 100644
--- a/sim/testsuite/sim/frv/ftige.cgs
+++ b/sim/testsuite/frv/ftige.cgs
diff --git a/sim/testsuite/sim/frv/ftigt.cgs b/sim/testsuite/frv/ftigt.cgs
index e31ead4cfe3..e31ead4cfe3 100644
--- a/sim/testsuite/sim/frv/ftigt.cgs
+++ b/sim/testsuite/frv/ftigt.cgs
diff --git a/sim/testsuite/sim/frv/ftile.cgs b/sim/testsuite/frv/ftile.cgs
index d13eeee67de..d13eeee67de 100644
--- a/sim/testsuite/sim/frv/ftile.cgs
+++ b/sim/testsuite/frv/ftile.cgs
diff --git a/sim/testsuite/sim/frv/ftilg.cgs b/sim/testsuite/frv/ftilg.cgs
index 26127d25aa7..26127d25aa7 100644
--- a/sim/testsuite/sim/frv/ftilg.cgs
+++ b/sim/testsuite/frv/ftilg.cgs
diff --git a/sim/testsuite/sim/frv/ftilt.cgs b/sim/testsuite/frv/ftilt.cgs
index 7a74d5b6c20..7a74d5b6c20 100644
--- a/sim/testsuite/sim/frv/ftilt.cgs
+++ b/sim/testsuite/frv/ftilt.cgs
diff --git a/sim/testsuite/sim/frv/ftine.cgs b/sim/testsuite/frv/ftine.cgs
index 89aa5a6302d..89aa5a6302d 100644
--- a/sim/testsuite/sim/frv/ftine.cgs
+++ b/sim/testsuite/frv/ftine.cgs
diff --git a/sim/testsuite/sim/frv/ftino.cgs b/sim/testsuite/frv/ftino.cgs
index b08a571a356..b08a571a356 100644
--- a/sim/testsuite/sim/frv/ftino.cgs
+++ b/sim/testsuite/frv/ftino.cgs
diff --git a/sim/testsuite/sim/frv/ftio.cgs b/sim/testsuite/frv/ftio.cgs
index 083c17064f5..083c17064f5 100644
--- a/sim/testsuite/sim/frv/ftio.cgs
+++ b/sim/testsuite/frv/ftio.cgs
diff --git a/sim/testsuite/sim/frv/ftira.cgs b/sim/testsuite/frv/ftira.cgs
index 9382b2b84ae..9382b2b84ae 100644
--- a/sim/testsuite/sim/frv/ftira.cgs
+++ b/sim/testsuite/frv/ftira.cgs
diff --git a/sim/testsuite/sim/frv/ftiu.cgs b/sim/testsuite/frv/ftiu.cgs
index adc40bead17..adc40bead17 100644
--- a/sim/testsuite/sim/frv/ftiu.cgs
+++ b/sim/testsuite/frv/ftiu.cgs
diff --git a/sim/testsuite/sim/frv/ftiue.cgs b/sim/testsuite/frv/ftiue.cgs
index 311143430cf..311143430cf 100644
--- a/sim/testsuite/sim/frv/ftiue.cgs
+++ b/sim/testsuite/frv/ftiue.cgs
diff --git a/sim/testsuite/sim/frv/ftiug.cgs b/sim/testsuite/frv/ftiug.cgs
index 9e16f89480e..9e16f89480e 100644
--- a/sim/testsuite/sim/frv/ftiug.cgs
+++ b/sim/testsuite/frv/ftiug.cgs
diff --git a/sim/testsuite/sim/frv/ftiuge.cgs b/sim/testsuite/frv/ftiuge.cgs
index bda587e7879..bda587e7879 100644
--- a/sim/testsuite/sim/frv/ftiuge.cgs
+++ b/sim/testsuite/frv/ftiuge.cgs
diff --git a/sim/testsuite/sim/frv/ftiul.cgs b/sim/testsuite/frv/ftiul.cgs
index ee5e2ba60aa..ee5e2ba60aa 100644
--- a/sim/testsuite/sim/frv/ftiul.cgs
+++ b/sim/testsuite/frv/ftiul.cgs
diff --git a/sim/testsuite/sim/frv/ftle.cgs b/sim/testsuite/frv/ftle.cgs
index 4ffa760577c..4ffa760577c 100644
--- a/sim/testsuite/sim/frv/ftle.cgs
+++ b/sim/testsuite/frv/ftle.cgs
diff --git a/sim/testsuite/sim/frv/ftlg.cgs b/sim/testsuite/frv/ftlg.cgs
index a72f5026d27..a72f5026d27 100644
--- a/sim/testsuite/sim/frv/ftlg.cgs
+++ b/sim/testsuite/frv/ftlg.cgs
diff --git a/sim/testsuite/sim/frv/ftlt.cgs b/sim/testsuite/frv/ftlt.cgs
index c9343139d4a..c9343139d4a 100644
--- a/sim/testsuite/sim/frv/ftlt.cgs
+++ b/sim/testsuite/frv/ftlt.cgs
diff --git a/sim/testsuite/sim/frv/ftne.cgs b/sim/testsuite/frv/ftne.cgs
index 03b9857eb99..03b9857eb99 100644
--- a/sim/testsuite/sim/frv/ftne.cgs
+++ b/sim/testsuite/frv/ftne.cgs
diff --git a/sim/testsuite/sim/frv/ftno.cgs b/sim/testsuite/frv/ftno.cgs
index bada522a6a8..bada522a6a8 100644
--- a/sim/testsuite/sim/frv/ftno.cgs
+++ b/sim/testsuite/frv/ftno.cgs
diff --git a/sim/testsuite/sim/frv/fto.cgs b/sim/testsuite/frv/fto.cgs
index 82035f4bec0..82035f4bec0 100644
--- a/sim/testsuite/sim/frv/fto.cgs
+++ b/sim/testsuite/frv/fto.cgs
diff --git a/sim/testsuite/sim/frv/ftra.cgs b/sim/testsuite/frv/ftra.cgs
index 7754f697640..7754f697640 100644
--- a/sim/testsuite/sim/frv/ftra.cgs
+++ b/sim/testsuite/frv/ftra.cgs
diff --git a/sim/testsuite/sim/frv/ftu.cgs b/sim/testsuite/frv/ftu.cgs
index 354423baa36..354423baa36 100644
--- a/sim/testsuite/sim/frv/ftu.cgs
+++ b/sim/testsuite/frv/ftu.cgs
diff --git a/sim/testsuite/sim/frv/ftue.cgs b/sim/testsuite/frv/ftue.cgs
index 564bb30265a..564bb30265a 100644
--- a/sim/testsuite/sim/frv/ftue.cgs
+++ b/sim/testsuite/frv/ftue.cgs
diff --git a/sim/testsuite/sim/frv/ftug.cgs b/sim/testsuite/frv/ftug.cgs
index cc6a405a596..cc6a405a596 100644
--- a/sim/testsuite/sim/frv/ftug.cgs
+++ b/sim/testsuite/frv/ftug.cgs
diff --git a/sim/testsuite/sim/frv/ftuge.cgs b/sim/testsuite/frv/ftuge.cgs
index 7c04eaf29a4..7c04eaf29a4 100644
--- a/sim/testsuite/sim/frv/ftuge.cgs
+++ b/sim/testsuite/frv/ftuge.cgs
diff --git a/sim/testsuite/sim/frv/ftul.cgs b/sim/testsuite/frv/ftul.cgs
index b45ebb35bed..b45ebb35bed 100644
--- a/sim/testsuite/sim/frv/ftul.cgs
+++ b/sim/testsuite/frv/ftul.cgs
diff --git a/sim/testsuite/sim/frv/ftule.cgs b/sim/testsuite/frv/ftule.cgs
index 4a93260d3d6..4a93260d3d6 100644
--- a/sim/testsuite/sim/frv/ftule.cgs
+++ b/sim/testsuite/frv/ftule.cgs
diff --git a/sim/testsuite/sim/frv/grloop.ms b/sim/testsuite/frv/grloop.ms
index 00609637a17..00609637a17 100644
--- a/sim/testsuite/sim/frv/grloop.ms
+++ b/sim/testsuite/frv/grloop.ms
diff --git a/sim/testsuite/sim/frv/hello.ms b/sim/testsuite/frv/hello.ms
index 117e4a6be83..117e4a6be83 100644
--- a/sim/testsuite/sim/frv/hello.ms
+++ b/sim/testsuite/frv/hello.ms
diff --git a/sim/testsuite/sim/frv/icei.cgs b/sim/testsuite/frv/icei.cgs
index aac925bf29f..aac925bf29f 100644
--- a/sim/testsuite/sim/frv/icei.cgs
+++ b/sim/testsuite/frv/icei.cgs
diff --git a/sim/testsuite/sim/frv/ici.cgs b/sim/testsuite/frv/ici.cgs
index 8aeacae33a9..8aeacae33a9 100644
--- a/sim/testsuite/sim/frv/ici.cgs
+++ b/sim/testsuite/frv/ici.cgs
diff --git a/sim/testsuite/sim/frv/icpl.cgs b/sim/testsuite/frv/icpl.cgs
index b86ba352796..b86ba352796 100644
--- a/sim/testsuite/sim/frv/icpl.cgs
+++ b/sim/testsuite/frv/icpl.cgs
diff --git a/sim/testsuite/sim/frv/icul.cgs b/sim/testsuite/frv/icul.cgs
index b112f41f5ea..b112f41f5ea 100644
--- a/sim/testsuite/sim/frv/icul.cgs
+++ b/sim/testsuite/frv/icul.cgs
diff --git a/sim/testsuite/sim/frv/interrupts.exp b/sim/testsuite/frv/interrupts.exp
index e31533e1053..e31533e1053 100644
--- a/sim/testsuite/sim/frv/interrupts.exp
+++ b/sim/testsuite/frv/interrupts.exp
diff --git a/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs b/sim/testsuite/frv/interrupts/Ipipe-fr400.cgs
index dad9f0e6882..dad9f0e6882 100644
--- a/sim/testsuite/sim/frv/interrupts/Ipipe-fr400.cgs
+++ b/sim/testsuite/frv/interrupts/Ipipe-fr400.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs b/sim/testsuite/frv/interrupts/Ipipe-fr500.cgs
index b4dd770a56c..b4dd770a56c 100644
--- a/sim/testsuite/sim/frv/interrupts/Ipipe-fr500.cgs
+++ b/sim/testsuite/frv/interrupts/Ipipe-fr500.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/badalign-fr550.cgs b/sim/testsuite/frv/interrupts/badalign-fr550.cgs
index 6c0369b3426..6c0369b3426 100644
--- a/sim/testsuite/sim/frv/interrupts/badalign-fr550.cgs
+++ b/sim/testsuite/frv/interrupts/badalign-fr550.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/badalign.cgs b/sim/testsuite/frv/interrupts/badalign.cgs
index b8660219da8..b8660219da8 100644
--- a/sim/testsuite/sim/frv/interrupts/badalign.cgs
+++ b/sim/testsuite/frv/interrupts/badalign.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/compound-fr550.cgs b/sim/testsuite/frv/interrupts/compound-fr550.cgs
index 7cd2278280f..7cd2278280f 100644
--- a/sim/testsuite/sim/frv/interrupts/compound-fr550.cgs
+++ b/sim/testsuite/frv/interrupts/compound-fr550.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/compound.cgs b/sim/testsuite/frv/interrupts/compound.cgs
index 2fd928eeee5..2fd928eeee5 100644
--- a/sim/testsuite/sim/frv/interrupts/compound.cgs
+++ b/sim/testsuite/frv/interrupts/compound.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/data_store_error-fr550.cgs b/sim/testsuite/frv/interrupts/data_store_error-fr550.cgs
index 3924adc576f..3924adc576f 100644
--- a/sim/testsuite/sim/frv/interrupts/data_store_error-fr550.cgs
+++ b/sim/testsuite/frv/interrupts/data_store_error-fr550.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/data_store_error.cgs b/sim/testsuite/frv/interrupts/data_store_error.cgs
index b967d0a0525..b967d0a0525 100644
--- a/sim/testsuite/sim/frv/interrupts/data_store_error.cgs
+++ b/sim/testsuite/frv/interrupts/data_store_error.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/fp_exception-fr550.cgs b/sim/testsuite/frv/interrupts/fp_exception-fr550.cgs
index 5d1c3f58d30..5d1c3f58d30 100644
--- a/sim/testsuite/sim/frv/interrupts/fp_exception-fr550.cgs
+++ b/sim/testsuite/frv/interrupts/fp_exception-fr550.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/fp_exception.cgs b/sim/testsuite/frv/interrupts/fp_exception.cgs
index 0109b53cf2e..0109b53cf2e 100644
--- a/sim/testsuite/sim/frv/interrupts/fp_exception.cgs
+++ b/sim/testsuite/frv/interrupts/fp_exception.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/illinsn.cgs b/sim/testsuite/frv/interrupts/illinsn.cgs
index fc44a8fc99e..fc44a8fc99e 100644
--- a/sim/testsuite/sim/frv/interrupts/illinsn.cgs
+++ b/sim/testsuite/frv/interrupts/illinsn.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/insn_access_error-fr550.cgs b/sim/testsuite/frv/interrupts/insn_access_error-fr550.cgs
index 6c4929950ba..6c4929950ba 100644
--- a/sim/testsuite/sim/frv/interrupts/insn_access_error-fr550.cgs
+++ b/sim/testsuite/frv/interrupts/insn_access_error-fr550.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/insn_access_error.cgs b/sim/testsuite/frv/interrupts/insn_access_error.cgs
index 11a9eaf5355..11a9eaf5355 100644
--- a/sim/testsuite/sim/frv/interrupts/insn_access_error.cgs
+++ b/sim/testsuite/frv/interrupts/insn_access_error.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/mp_exception.cgs b/sim/testsuite/frv/interrupts/mp_exception.cgs
index 3203acc85ce..3203acc85ce 100644
--- a/sim/testsuite/sim/frv/interrupts/mp_exception.cgs
+++ b/sim/testsuite/frv/interrupts/mp_exception.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/privileged_instruction.cgs b/sim/testsuite/frv/interrupts/privileged_instruction.cgs
index 9996236b333..9996236b333 100644
--- a/sim/testsuite/sim/frv/interrupts/privileged_instruction.cgs
+++ b/sim/testsuite/frv/interrupts/privileged_instruction.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/regalign.cgs b/sim/testsuite/frv/interrupts/regalign.cgs
index afa09b5f22e..afa09b5f22e 100644
--- a/sim/testsuite/sim/frv/interrupts/regalign.cgs
+++ b/sim/testsuite/frv/interrupts/regalign.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/reset.cgs b/sim/testsuite/frv/interrupts/reset.cgs
index ff2035c8a7e..ff2035c8a7e 100644
--- a/sim/testsuite/sim/frv/interrupts/reset.cgs
+++ b/sim/testsuite/frv/interrupts/reset.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/shadow_regs.cgs b/sim/testsuite/frv/interrupts/shadow_regs.cgs
index ee6bea45e71..ee6bea45e71 100644
--- a/sim/testsuite/sim/frv/interrupts/shadow_regs.cgs
+++ b/sim/testsuite/frv/interrupts/shadow_regs.cgs
diff --git a/sim/testsuite/sim/frv/interrupts/timer.cgs b/sim/testsuite/frv/interrupts/timer.cgs
index e9cebc299bd..e9cebc299bd 100644
--- a/sim/testsuite/sim/frv/interrupts/timer.cgs
+++ b/sim/testsuite/frv/interrupts/timer.cgs
diff --git a/sim/testsuite/sim/frv/jmpil.cgs b/sim/testsuite/frv/jmpil.cgs
index 1d11067f224..1d11067f224 100644
--- a/sim/testsuite/sim/frv/jmpil.cgs
+++ b/sim/testsuite/frv/jmpil.cgs
diff --git a/sim/testsuite/sim/frv/jmpl.cgs b/sim/testsuite/frv/jmpl.cgs
index 9a58e606614..9a58e606614 100644
--- a/sim/testsuite/sim/frv/jmpl.cgs
+++ b/sim/testsuite/frv/jmpl.cgs
diff --git a/sim/testsuite/sim/frv/jmpl.pcgs b/sim/testsuite/frv/jmpl.pcgs
index 2126820a697..2126820a697 100644
--- a/sim/testsuite/sim/frv/jmpl.pcgs
+++ b/sim/testsuite/frv/jmpl.pcgs
diff --git a/sim/testsuite/sim/frv/ld.cgs b/sim/testsuite/frv/ld.cgs
index 35206c2ad57..35206c2ad57 100644
--- a/sim/testsuite/sim/frv/ld.cgs
+++ b/sim/testsuite/frv/ld.cgs
diff --git a/sim/testsuite/sim/frv/ldbf.cgs b/sim/testsuite/frv/ldbf.cgs
index 52ac0775b45..52ac0775b45 100644
--- a/sim/testsuite/sim/frv/ldbf.cgs
+++ b/sim/testsuite/frv/ldbf.cgs
diff --git a/sim/testsuite/sim/frv/ldbfi.cgs b/sim/testsuite/frv/ldbfi.cgs
index 7e918069df9..7e918069df9 100644
--- a/sim/testsuite/sim/frv/ldbfi.cgs
+++ b/sim/testsuite/frv/ldbfi.cgs
diff --git a/sim/testsuite/sim/frv/ldbfu.cgs b/sim/testsuite/frv/ldbfu.cgs
index 3cbfb91d959..3cbfb91d959 100644
--- a/sim/testsuite/sim/frv/ldbfu.cgs
+++ b/sim/testsuite/frv/ldbfu.cgs
diff --git a/sim/testsuite/sim/frv/ldc.cgs b/sim/testsuite/frv/ldc.cgs
index 4593c31d118..4593c31d118 100644
--- a/sim/testsuite/sim/frv/ldc.cgs
+++ b/sim/testsuite/frv/ldc.cgs
diff --git a/sim/testsuite/sim/frv/ldcu.cgs b/sim/testsuite/frv/ldcu.cgs
index 69890a8f6a4..69890a8f6a4 100644
--- a/sim/testsuite/sim/frv/ldcu.cgs
+++ b/sim/testsuite/frv/ldcu.cgs
diff --git a/sim/testsuite/sim/frv/ldd.cgs b/sim/testsuite/frv/ldd.cgs
index fa09d31d963..fa09d31d963 100644
--- a/sim/testsuite/sim/frv/ldd.cgs
+++ b/sim/testsuite/frv/ldd.cgs
diff --git a/sim/testsuite/sim/frv/lddc.cgs b/sim/testsuite/frv/lddc.cgs
index e01a2146ef1..e01a2146ef1 100644
--- a/sim/testsuite/sim/frv/lddc.cgs
+++ b/sim/testsuite/frv/lddc.cgs
diff --git a/sim/testsuite/sim/frv/lddcu.cgs b/sim/testsuite/frv/lddcu.cgs
index b4ed485fa27..b4ed485fa27 100644
--- a/sim/testsuite/sim/frv/lddcu.cgs
+++ b/sim/testsuite/frv/lddcu.cgs
diff --git a/sim/testsuite/sim/frv/lddf.cgs b/sim/testsuite/frv/lddf.cgs
index f7bae78935d..f7bae78935d 100644
--- a/sim/testsuite/sim/frv/lddf.cgs
+++ b/sim/testsuite/frv/lddf.cgs
diff --git a/sim/testsuite/sim/frv/lddfi.cgs b/sim/testsuite/frv/lddfi.cgs
index 1eac91632f4..1eac91632f4 100644
--- a/sim/testsuite/sim/frv/lddfi.cgs
+++ b/sim/testsuite/frv/lddfi.cgs
diff --git a/sim/testsuite/sim/frv/lddfu.cgs b/sim/testsuite/frv/lddfu.cgs
index cb4c86eed02..cb4c86eed02 100644
--- a/sim/testsuite/sim/frv/lddfu.cgs
+++ b/sim/testsuite/frv/lddfu.cgs
diff --git a/sim/testsuite/sim/frv/lddi.cgs b/sim/testsuite/frv/lddi.cgs
index 38ef2b4f728..38ef2b4f728 100644
--- a/sim/testsuite/sim/frv/lddi.cgs
+++ b/sim/testsuite/frv/lddi.cgs
diff --git a/sim/testsuite/sim/frv/lddu.cgs b/sim/testsuite/frv/lddu.cgs
index 5b2ead17720..5b2ead17720 100644
--- a/sim/testsuite/sim/frv/lddu.cgs
+++ b/sim/testsuite/frv/lddu.cgs
diff --git a/sim/testsuite/sim/frv/ldf.cgs b/sim/testsuite/frv/ldf.cgs
index 996d72c9e89..996d72c9e89 100644
--- a/sim/testsuite/sim/frv/ldf.cgs
+++ b/sim/testsuite/frv/ldf.cgs
diff --git a/sim/testsuite/sim/frv/ldfi.cgs b/sim/testsuite/frv/ldfi.cgs
index e5ea94dbda4..e5ea94dbda4 100644
--- a/sim/testsuite/sim/frv/ldfi.cgs
+++ b/sim/testsuite/frv/ldfi.cgs
diff --git a/sim/testsuite/sim/frv/ldfu.cgs b/sim/testsuite/frv/ldfu.cgs
index 08f67db4375..08f67db4375 100644
--- a/sim/testsuite/sim/frv/ldfu.cgs
+++ b/sim/testsuite/frv/ldfu.cgs
diff --git a/sim/testsuite/sim/frv/ldhf.cgs b/sim/testsuite/frv/ldhf.cgs
index 8935ac7fd61..8935ac7fd61 100644
--- a/sim/testsuite/sim/frv/ldhf.cgs
+++ b/sim/testsuite/frv/ldhf.cgs
diff --git a/sim/testsuite/sim/frv/ldhfi.cgs b/sim/testsuite/frv/ldhfi.cgs
index 362ec504854..362ec504854 100644
--- a/sim/testsuite/sim/frv/ldhfi.cgs
+++ b/sim/testsuite/frv/ldhfi.cgs
diff --git a/sim/testsuite/sim/frv/ldhfu.cgs b/sim/testsuite/frv/ldhfu.cgs
index 0b342e1e7dc..0b342e1e7dc 100644
--- a/sim/testsuite/sim/frv/ldhfu.cgs
+++ b/sim/testsuite/frv/ldhfu.cgs
diff --git a/sim/testsuite/sim/frv/ldi.cgs b/sim/testsuite/frv/ldi.cgs
index f36b95d9f58..f36b95d9f58 100644
--- a/sim/testsuite/sim/frv/ldi.cgs
+++ b/sim/testsuite/frv/ldi.cgs
diff --git a/sim/testsuite/sim/frv/ldq.cgs b/sim/testsuite/frv/ldq.cgs
index e61f1de1c7b..e61f1de1c7b 100644
--- a/sim/testsuite/sim/frv/ldq.cgs
+++ b/sim/testsuite/frv/ldq.cgs
diff --git a/sim/testsuite/sim/frv/ldqc.cgs b/sim/testsuite/frv/ldqc.cgs
index 64b6a6afa61..64b6a6afa61 100644
--- a/sim/testsuite/sim/frv/ldqc.cgs
+++ b/sim/testsuite/frv/ldqc.cgs
diff --git a/sim/testsuite/sim/frv/ldqcu.cgs b/sim/testsuite/frv/ldqcu.cgs
index 18d9246c542..18d9246c542 100644
--- a/sim/testsuite/sim/frv/ldqcu.cgs
+++ b/sim/testsuite/frv/ldqcu.cgs
diff --git a/sim/testsuite/sim/frv/ldqf.cgs b/sim/testsuite/frv/ldqf.cgs
index 66fb65c130f..66fb65c130f 100644
--- a/sim/testsuite/sim/frv/ldqf.cgs
+++ b/sim/testsuite/frv/ldqf.cgs
diff --git a/sim/testsuite/sim/frv/ldqfi.cgs b/sim/testsuite/frv/ldqfi.cgs
index 28c3b1f3247..28c3b1f3247 100644
--- a/sim/testsuite/sim/frv/ldqfi.cgs
+++ b/sim/testsuite/frv/ldqfi.cgs
diff --git a/sim/testsuite/sim/frv/ldqfu.cgs b/sim/testsuite/frv/ldqfu.cgs
index 7287958166d..7287958166d 100644
--- a/sim/testsuite/sim/frv/ldqfu.cgs
+++ b/sim/testsuite/frv/ldqfu.cgs
diff --git a/sim/testsuite/sim/frv/ldqi.cgs b/sim/testsuite/frv/ldqi.cgs
index 64d66f2f766..64d66f2f766 100644
--- a/sim/testsuite/sim/frv/ldqi.cgs
+++ b/sim/testsuite/frv/ldqi.cgs
diff --git a/sim/testsuite/sim/frv/ldqu.cgs b/sim/testsuite/frv/ldqu.cgs
index 263eae1b60f..263eae1b60f 100644
--- a/sim/testsuite/sim/frv/ldqu.cgs
+++ b/sim/testsuite/frv/ldqu.cgs
diff --git a/sim/testsuite/sim/frv/ldsb.cgs b/sim/testsuite/frv/ldsb.cgs
index 4b10639ca9f..4b10639ca9f 100644
--- a/sim/testsuite/sim/frv/ldsb.cgs
+++ b/sim/testsuite/frv/ldsb.cgs
diff --git a/sim/testsuite/sim/frv/ldsbi.cgs b/sim/testsuite/frv/ldsbi.cgs
index c90a129f317..c90a129f317 100644
--- a/sim/testsuite/sim/frv/ldsbi.cgs
+++ b/sim/testsuite/frv/ldsbi.cgs
diff --git a/sim/testsuite/sim/frv/ldsbu.cgs b/sim/testsuite/frv/ldsbu.cgs
index 976cee8204c..976cee8204c 100644
--- a/sim/testsuite/sim/frv/ldsbu.cgs
+++ b/sim/testsuite/frv/ldsbu.cgs
diff --git a/sim/testsuite/sim/frv/ldsh.cgs b/sim/testsuite/frv/ldsh.cgs
index c526f39c71d..c526f39c71d 100644
--- a/sim/testsuite/sim/frv/ldsh.cgs
+++ b/sim/testsuite/frv/ldsh.cgs
diff --git a/sim/testsuite/sim/frv/ldshi.cgs b/sim/testsuite/frv/ldshi.cgs
index 69f99f13e83..69f99f13e83 100644
--- a/sim/testsuite/sim/frv/ldshi.cgs
+++ b/sim/testsuite/frv/ldshi.cgs
diff --git a/sim/testsuite/sim/frv/ldshu.cgs b/sim/testsuite/frv/ldshu.cgs
index f1b8c23c5ea..f1b8c23c5ea 100644
--- a/sim/testsuite/sim/frv/ldshu.cgs
+++ b/sim/testsuite/frv/ldshu.cgs
diff --git a/sim/testsuite/sim/frv/ldu.cgs b/sim/testsuite/frv/ldu.cgs
index b7f2e34aaaf..b7f2e34aaaf 100644
--- a/sim/testsuite/sim/frv/ldu.cgs
+++ b/sim/testsuite/frv/ldu.cgs
diff --git a/sim/testsuite/sim/frv/ldub.cgs b/sim/testsuite/frv/ldub.cgs
index 1e192542a22..1e192542a22 100644
--- a/sim/testsuite/sim/frv/ldub.cgs
+++ b/sim/testsuite/frv/ldub.cgs
diff --git a/sim/testsuite/sim/frv/ldubi.cgs b/sim/testsuite/frv/ldubi.cgs
index 4c40beebc5e..4c40beebc5e 100644
--- a/sim/testsuite/sim/frv/ldubi.cgs
+++ b/sim/testsuite/frv/ldubi.cgs
diff --git a/sim/testsuite/sim/frv/ldubu.cgs b/sim/testsuite/frv/ldubu.cgs
index 8c99ab072a5..8c99ab072a5 100644
--- a/sim/testsuite/sim/frv/ldubu.cgs
+++ b/sim/testsuite/frv/ldubu.cgs
diff --git a/sim/testsuite/sim/frv/lduh.cgs b/sim/testsuite/frv/lduh.cgs
index 24c3bac4b40..24c3bac4b40 100644
--- a/sim/testsuite/sim/frv/lduh.cgs
+++ b/sim/testsuite/frv/lduh.cgs
diff --git a/sim/testsuite/sim/frv/lduhi.cgs b/sim/testsuite/frv/lduhi.cgs
index b9896d62f58..b9896d62f58 100644
--- a/sim/testsuite/sim/frv/lduhi.cgs
+++ b/sim/testsuite/frv/lduhi.cgs
diff --git a/sim/testsuite/sim/frv/lduhu.cgs b/sim/testsuite/frv/lduhu.cgs
index 52faecf6234..52faecf6234 100644
--- a/sim/testsuite/sim/frv/lduhu.cgs
+++ b/sim/testsuite/frv/lduhu.cgs
diff --git a/sim/testsuite/sim/frv/lrbranch.pcgs b/sim/testsuite/frv/lrbranch.pcgs
index 0ac1a7568dd..0ac1a7568dd 100644
--- a/sim/testsuite/sim/frv/lrbranch.pcgs
+++ b/sim/testsuite/frv/lrbranch.pcgs
diff --git a/sim/testsuite/sim/frv/mabshs.cgs b/sim/testsuite/frv/mabshs.cgs
index 29b25328732..29b25328732 100644
--- a/sim/testsuite/sim/frv/mabshs.cgs
+++ b/sim/testsuite/frv/mabshs.cgs
diff --git a/sim/testsuite/sim/frv/maddhss.cgs b/sim/testsuite/frv/maddhss.cgs
index 289ecc77d8a..289ecc77d8a 100644
--- a/sim/testsuite/sim/frv/maddhss.cgs
+++ b/sim/testsuite/frv/maddhss.cgs
diff --git a/sim/testsuite/sim/frv/maddhus.cgs b/sim/testsuite/frv/maddhus.cgs
index fe96e696629..fe96e696629 100644
--- a/sim/testsuite/sim/frv/maddhus.cgs
+++ b/sim/testsuite/frv/maddhus.cgs
diff --git a/sim/testsuite/sim/frv/mand.cgs b/sim/testsuite/frv/mand.cgs
index c6aa993fa0a..c6aa993fa0a 100644
--- a/sim/testsuite/sim/frv/mand.cgs
+++ b/sim/testsuite/frv/mand.cgs
diff --git a/sim/testsuite/sim/frv/maveh.cgs b/sim/testsuite/frv/maveh.cgs
index d48ad72553b..d48ad72553b 100644
--- a/sim/testsuite/sim/frv/maveh.cgs
+++ b/sim/testsuite/frv/maveh.cgs
diff --git a/sim/testsuite/sim/frv/mbtoh.cgs b/sim/testsuite/frv/mbtoh.cgs
index 52895ad4a21..52895ad4a21 100644
--- a/sim/testsuite/sim/frv/mbtoh.cgs
+++ b/sim/testsuite/frv/mbtoh.cgs
diff --git a/sim/testsuite/sim/frv/mbtohe.cgs b/sim/testsuite/frv/mbtohe.cgs
index 1e978ec59e4..1e978ec59e4 100644
--- a/sim/testsuite/sim/frv/mbtohe.cgs
+++ b/sim/testsuite/frv/mbtohe.cgs
diff --git a/sim/testsuite/sim/frv/mclracc.cgs b/sim/testsuite/frv/mclracc.cgs
index 7972b9a9cfc..7972b9a9cfc 100644
--- a/sim/testsuite/sim/frv/mclracc.cgs
+++ b/sim/testsuite/frv/mclracc.cgs
diff --git a/sim/testsuite/sim/frv/mcmpsh.cgs b/sim/testsuite/frv/mcmpsh.cgs
index 50e986d0406..50e986d0406 100644
--- a/sim/testsuite/sim/frv/mcmpsh.cgs
+++ b/sim/testsuite/frv/mcmpsh.cgs
diff --git a/sim/testsuite/sim/frv/mcmpuh.cgs b/sim/testsuite/frv/mcmpuh.cgs
index a6670b736f7..a6670b736f7 100644
--- a/sim/testsuite/sim/frv/mcmpuh.cgs
+++ b/sim/testsuite/frv/mcmpuh.cgs
diff --git a/sim/testsuite/sim/frv/mcop1.cgs b/sim/testsuite/frv/mcop1.cgs
index 5405456f51f..5405456f51f 100644
--- a/sim/testsuite/sim/frv/mcop1.cgs
+++ b/sim/testsuite/frv/mcop1.cgs
diff --git a/sim/testsuite/sim/frv/mcop2.cgs b/sim/testsuite/frv/mcop2.cgs
index f423a3ef7f7..f423a3ef7f7 100644
--- a/sim/testsuite/sim/frv/mcop2.cgs
+++ b/sim/testsuite/frv/mcop2.cgs
diff --git a/sim/testsuite/sim/frv/mcplhi.cgs b/sim/testsuite/frv/mcplhi.cgs
index d1a52eb637a..d1a52eb637a 100644
--- a/sim/testsuite/sim/frv/mcplhi.cgs
+++ b/sim/testsuite/frv/mcplhi.cgs
diff --git a/sim/testsuite/sim/frv/mcpli.cgs b/sim/testsuite/frv/mcpli.cgs
index b63ec67a733..b63ec67a733 100644
--- a/sim/testsuite/sim/frv/mcpli.cgs
+++ b/sim/testsuite/frv/mcpli.cgs
diff --git a/sim/testsuite/sim/frv/mcpxis.cgs b/sim/testsuite/frv/mcpxis.cgs
index c3dad019c90..c3dad019c90 100644
--- a/sim/testsuite/sim/frv/mcpxis.cgs
+++ b/sim/testsuite/frv/mcpxis.cgs
diff --git a/sim/testsuite/sim/frv/mcpxiu.cgs b/sim/testsuite/frv/mcpxiu.cgs
index 198f0568c40..198f0568c40 100644
--- a/sim/testsuite/sim/frv/mcpxiu.cgs
+++ b/sim/testsuite/frv/mcpxiu.cgs
diff --git a/sim/testsuite/sim/frv/mcpxrs.cgs b/sim/testsuite/frv/mcpxrs.cgs
index 1d62a96e7dc..1d62a96e7dc 100644
--- a/sim/testsuite/sim/frv/mcpxrs.cgs
+++ b/sim/testsuite/frv/mcpxrs.cgs
diff --git a/sim/testsuite/sim/frv/mcpxru.cgs b/sim/testsuite/frv/mcpxru.cgs
index 8a543926e69..8a543926e69 100644
--- a/sim/testsuite/sim/frv/mcpxru.cgs
+++ b/sim/testsuite/frv/mcpxru.cgs
diff --git a/sim/testsuite/sim/frv/mcut.cgs b/sim/testsuite/frv/mcut.cgs
index d6211ab7593..d6211ab7593 100644
--- a/sim/testsuite/sim/frv/mcut.cgs
+++ b/sim/testsuite/frv/mcut.cgs
diff --git a/sim/testsuite/sim/frv/mcuti.cgs b/sim/testsuite/frv/mcuti.cgs
index e2e702fd79d..e2e702fd79d 100644
--- a/sim/testsuite/sim/frv/mcuti.cgs
+++ b/sim/testsuite/frv/mcuti.cgs
diff --git a/sim/testsuite/sim/frv/mcutss.cgs b/sim/testsuite/frv/mcutss.cgs
index efe3278864c..efe3278864c 100644
--- a/sim/testsuite/sim/frv/mcutss.cgs
+++ b/sim/testsuite/frv/mcutss.cgs
diff --git a/sim/testsuite/sim/frv/mcutssi.cgs b/sim/testsuite/frv/mcutssi.cgs
index 739912f5131..739912f5131 100644
--- a/sim/testsuite/sim/frv/mcutssi.cgs
+++ b/sim/testsuite/frv/mcutssi.cgs
diff --git a/sim/testsuite/sim/frv/mdaddaccs.cgs b/sim/testsuite/frv/mdaddaccs.cgs
index 553c4a773c7..553c4a773c7 100644
--- a/sim/testsuite/sim/frv/mdaddaccs.cgs
+++ b/sim/testsuite/frv/mdaddaccs.cgs
diff --git a/sim/testsuite/sim/frv/mdasaccs.cgs b/sim/testsuite/frv/mdasaccs.cgs
index 0535b6295b2..0535b6295b2 100644
--- a/sim/testsuite/sim/frv/mdasaccs.cgs
+++ b/sim/testsuite/frv/mdasaccs.cgs
diff --git a/sim/testsuite/sim/frv/mdcutssi.cgs b/sim/testsuite/frv/mdcutssi.cgs
index 8e5216c347d..8e5216c347d 100644
--- a/sim/testsuite/sim/frv/mdcutssi.cgs
+++ b/sim/testsuite/frv/mdcutssi.cgs
diff --git a/sim/testsuite/sim/frv/mdpackh.cgs b/sim/testsuite/frv/mdpackh.cgs
index cbd0bc80008..cbd0bc80008 100644
--- a/sim/testsuite/sim/frv/mdpackh.cgs
+++ b/sim/testsuite/frv/mdpackh.cgs
diff --git a/sim/testsuite/sim/frv/mdrotli.cgs b/sim/testsuite/frv/mdrotli.cgs
index 1d2e183a1c9..1d2e183a1c9 100644
--- a/sim/testsuite/sim/frv/mdrotli.cgs
+++ b/sim/testsuite/frv/mdrotli.cgs
diff --git a/sim/testsuite/sim/frv/mdsubaccs.cgs b/sim/testsuite/frv/mdsubaccs.cgs
index 73d2e2dc899..73d2e2dc899 100644
--- a/sim/testsuite/sim/frv/mdsubaccs.cgs
+++ b/sim/testsuite/frv/mdsubaccs.cgs
diff --git a/sim/testsuite/sim/frv/mdunpackh.cgs b/sim/testsuite/frv/mdunpackh.cgs
index 02870c8c14d..02870c8c14d 100644
--- a/sim/testsuite/sim/frv/mdunpackh.cgs
+++ b/sim/testsuite/frv/mdunpackh.cgs
diff --git a/sim/testsuite/sim/frv/membar.cgs b/sim/testsuite/frv/membar.cgs
index aae1d1a8e21..aae1d1a8e21 100644
--- a/sim/testsuite/sim/frv/membar.cgs
+++ b/sim/testsuite/frv/membar.cgs
diff --git a/sim/testsuite/sim/frv/mexpdhd.cgs b/sim/testsuite/frv/mexpdhd.cgs
index d5f95ce98bd..d5f95ce98bd 100644
--- a/sim/testsuite/sim/frv/mexpdhd.cgs
+++ b/sim/testsuite/frv/mexpdhd.cgs
diff --git a/sim/testsuite/sim/frv/mexpdhw.cgs b/sim/testsuite/frv/mexpdhw.cgs
index a13b0f24ce0..a13b0f24ce0 100644
--- a/sim/testsuite/sim/frv/mexpdhw.cgs
+++ b/sim/testsuite/frv/mexpdhw.cgs
diff --git a/sim/testsuite/sim/frv/mhdseth.cgs b/sim/testsuite/frv/mhdseth.cgs
index 7c09b2d9d00..7c09b2d9d00 100644
--- a/sim/testsuite/sim/frv/mhdseth.cgs
+++ b/sim/testsuite/frv/mhdseth.cgs
diff --git a/sim/testsuite/sim/frv/mhdsets.cgs b/sim/testsuite/frv/mhdsets.cgs
index 1f2681450be..1f2681450be 100644
--- a/sim/testsuite/sim/frv/mhdsets.cgs
+++ b/sim/testsuite/frv/mhdsets.cgs
diff --git a/sim/testsuite/sim/frv/mhsethih.cgs b/sim/testsuite/frv/mhsethih.cgs
index f05eb77509d..f05eb77509d 100644
--- a/sim/testsuite/sim/frv/mhsethih.cgs
+++ b/sim/testsuite/frv/mhsethih.cgs
diff --git a/sim/testsuite/sim/frv/mhsethis.cgs b/sim/testsuite/frv/mhsethis.cgs
index cf893366cbe..cf893366cbe 100644
--- a/sim/testsuite/sim/frv/mhsethis.cgs
+++ b/sim/testsuite/frv/mhsethis.cgs
diff --git a/sim/testsuite/sim/frv/mhsetloh.cgs b/sim/testsuite/frv/mhsetloh.cgs
index 930628d97e9..930628d97e9 100644
--- a/sim/testsuite/sim/frv/mhsetloh.cgs
+++ b/sim/testsuite/frv/mhsetloh.cgs
diff --git a/sim/testsuite/sim/frv/mhsetlos.cgs b/sim/testsuite/frv/mhsetlos.cgs
index fb404a23ebb..fb404a23ebb 100644
--- a/sim/testsuite/sim/frv/mhsetlos.cgs
+++ b/sim/testsuite/frv/mhsetlos.cgs
diff --git a/sim/testsuite/sim/frv/mhtob.cgs b/sim/testsuite/frv/mhtob.cgs
index efd83d73bde..efd83d73bde 100644
--- a/sim/testsuite/sim/frv/mhtob.cgs
+++ b/sim/testsuite/frv/mhtob.cgs
diff --git a/sim/testsuite/sim/frv/misc.exp b/sim/testsuite/frv/misc.exp
index 4245a81cb60..4245a81cb60 100644
--- a/sim/testsuite/sim/frv/misc.exp
+++ b/sim/testsuite/frv/misc.exp
diff --git a/sim/testsuite/sim/frv/mmachs.cgs b/sim/testsuite/frv/mmachs.cgs
index 0292161b432..0292161b432 100644
--- a/sim/testsuite/sim/frv/mmachs.cgs
+++ b/sim/testsuite/frv/mmachs.cgs
diff --git a/sim/testsuite/sim/frv/mmachu.cgs b/sim/testsuite/frv/mmachu.cgs
index aad07c7fba8..aad07c7fba8 100644
--- a/sim/testsuite/sim/frv/mmachu.cgs
+++ b/sim/testsuite/frv/mmachu.cgs
diff --git a/sim/testsuite/sim/frv/mmrdhs.cgs b/sim/testsuite/frv/mmrdhs.cgs
index 6295bc1687f..6295bc1687f 100644
--- a/sim/testsuite/sim/frv/mmrdhs.cgs
+++ b/sim/testsuite/frv/mmrdhs.cgs
diff --git a/sim/testsuite/sim/frv/mmrdhu.cgs b/sim/testsuite/frv/mmrdhu.cgs
index b1c0243c383..b1c0243c383 100644
--- a/sim/testsuite/sim/frv/mmrdhu.cgs
+++ b/sim/testsuite/frv/mmrdhu.cgs
diff --git a/sim/testsuite/sim/frv/mmulhs.cgs b/sim/testsuite/frv/mmulhs.cgs
index 21045006dab..21045006dab 100644
--- a/sim/testsuite/sim/frv/mmulhs.cgs
+++ b/sim/testsuite/frv/mmulhs.cgs
diff --git a/sim/testsuite/sim/frv/mmulhu.cgs b/sim/testsuite/frv/mmulhu.cgs
index 53e9b7062f5..53e9b7062f5 100644
--- a/sim/testsuite/sim/frv/mmulhu.cgs
+++ b/sim/testsuite/frv/mmulhu.cgs
diff --git a/sim/testsuite/sim/frv/mmulxhs.cgs b/sim/testsuite/frv/mmulxhs.cgs
index 449becfb4d9..449becfb4d9 100644
--- a/sim/testsuite/sim/frv/mmulxhs.cgs
+++ b/sim/testsuite/frv/mmulxhs.cgs
diff --git a/sim/testsuite/sim/frv/mmulxhu.cgs b/sim/testsuite/frv/mmulxhu.cgs
index 866b64e50f4..866b64e50f4 100644
--- a/sim/testsuite/sim/frv/mmulxhu.cgs
+++ b/sim/testsuite/frv/mmulxhu.cgs
diff --git a/sim/testsuite/sim/frv/mnop.cgs b/sim/testsuite/frv/mnop.cgs
index 54dda66b94c..54dda66b94c 100644
--- a/sim/testsuite/sim/frv/mnop.cgs
+++ b/sim/testsuite/frv/mnop.cgs
diff --git a/sim/testsuite/sim/frv/mnot.cgs b/sim/testsuite/frv/mnot.cgs
index 3a90781a0e8..3a90781a0e8 100644
--- a/sim/testsuite/sim/frv/mnot.cgs
+++ b/sim/testsuite/frv/mnot.cgs
diff --git a/sim/testsuite/sim/frv/mor.cgs b/sim/testsuite/frv/mor.cgs
index 72feaffb64d..72feaffb64d 100644
--- a/sim/testsuite/sim/frv/mor.cgs
+++ b/sim/testsuite/frv/mor.cgs
diff --git a/sim/testsuite/sim/frv/mov.cgs b/sim/testsuite/frv/mov.cgs
index 8a077eb5e54..8a077eb5e54 100644
--- a/sim/testsuite/sim/frv/mov.cgs
+++ b/sim/testsuite/frv/mov.cgs
diff --git a/sim/testsuite/sim/frv/movfg.cgs b/sim/testsuite/frv/movfg.cgs
index c3da00ec16b..c3da00ec16b 100644
--- a/sim/testsuite/sim/frv/movfg.cgs
+++ b/sim/testsuite/frv/movfg.cgs
diff --git a/sim/testsuite/sim/frv/movfgd.cgs b/sim/testsuite/frv/movfgd.cgs
index cc2d60de0ff..cc2d60de0ff 100644
--- a/sim/testsuite/sim/frv/movfgd.cgs
+++ b/sim/testsuite/frv/movfgd.cgs
diff --git a/sim/testsuite/sim/frv/movfgq.cgs b/sim/testsuite/frv/movfgq.cgs
index b3a90e817ad..b3a90e817ad 100644
--- a/sim/testsuite/sim/frv/movfgq.cgs
+++ b/sim/testsuite/frv/movfgq.cgs
diff --git a/sim/testsuite/sim/frv/movgf.cgs b/sim/testsuite/frv/movgf.cgs
index 40fae33f072..40fae33f072 100644
--- a/sim/testsuite/sim/frv/movgf.cgs
+++ b/sim/testsuite/frv/movgf.cgs
diff --git a/sim/testsuite/sim/frv/movgfd.cgs b/sim/testsuite/frv/movgfd.cgs
index df844ccf6cb..df844ccf6cb 100644
--- a/sim/testsuite/sim/frv/movgfd.cgs
+++ b/sim/testsuite/frv/movgfd.cgs
diff --git a/sim/testsuite/sim/frv/movgfq.cgs b/sim/testsuite/frv/movgfq.cgs
index 0196133496a..0196133496a 100644
--- a/sim/testsuite/sim/frv/movgfq.cgs
+++ b/sim/testsuite/frv/movgfq.cgs
diff --git a/sim/testsuite/sim/frv/movgs.cgs b/sim/testsuite/frv/movgs.cgs
index f9d2f549932..f9d2f549932 100644
--- a/sim/testsuite/sim/frv/movgs.cgs
+++ b/sim/testsuite/frv/movgs.cgs
diff --git a/sim/testsuite/sim/frv/movsg.cgs b/sim/testsuite/frv/movsg.cgs
index b26dbc18a57..b26dbc18a57 100644
--- a/sim/testsuite/sim/frv/movsg.cgs
+++ b/sim/testsuite/frv/movsg.cgs
diff --git a/sim/testsuite/sim/frv/mpackh.cgs b/sim/testsuite/frv/mpackh.cgs
index 5a87cc6b5d0..5a87cc6b5d0 100644
--- a/sim/testsuite/sim/frv/mpackh.cgs
+++ b/sim/testsuite/frv/mpackh.cgs
diff --git a/sim/testsuite/sim/frv/mqcpxis.cgs b/sim/testsuite/frv/mqcpxis.cgs
index 397f5335d21..397f5335d21 100644
--- a/sim/testsuite/sim/frv/mqcpxis.cgs
+++ b/sim/testsuite/frv/mqcpxis.cgs
diff --git a/sim/testsuite/sim/frv/mqcpxiu.cgs b/sim/testsuite/frv/mqcpxiu.cgs
index 22d48f6333c..22d48f6333c 100644
--- a/sim/testsuite/sim/frv/mqcpxiu.cgs
+++ b/sim/testsuite/frv/mqcpxiu.cgs
diff --git a/sim/testsuite/sim/frv/mqcpxrs.cgs b/sim/testsuite/frv/mqcpxrs.cgs
index d1d1f48db1c..d1d1f48db1c 100644
--- a/sim/testsuite/sim/frv/mqcpxrs.cgs
+++ b/sim/testsuite/frv/mqcpxrs.cgs
diff --git a/sim/testsuite/sim/frv/mqcpxru.cgs b/sim/testsuite/frv/mqcpxru.cgs
index 45e1b358bed..45e1b358bed 100644
--- a/sim/testsuite/sim/frv/mqcpxru.cgs
+++ b/sim/testsuite/frv/mqcpxru.cgs
diff --git a/sim/testsuite/sim/frv/mqlclrhs.cgs b/sim/testsuite/frv/mqlclrhs.cgs
index 5e090b00d7a..5e090b00d7a 100644
--- a/sim/testsuite/sim/frv/mqlclrhs.cgs
+++ b/sim/testsuite/frv/mqlclrhs.cgs
diff --git a/sim/testsuite/sim/frv/mqlmths.cgs b/sim/testsuite/frv/mqlmths.cgs
index d416d651dac..d416d651dac 100644
--- a/sim/testsuite/sim/frv/mqlmths.cgs
+++ b/sim/testsuite/frv/mqlmths.cgs
diff --git a/sim/testsuite/sim/frv/mqmachs.cgs b/sim/testsuite/frv/mqmachs.cgs
index 5608c647150..5608c647150 100644
--- a/sim/testsuite/sim/frv/mqmachs.cgs
+++ b/sim/testsuite/frv/mqmachs.cgs
diff --git a/sim/testsuite/sim/frv/mqmachu.cgs b/sim/testsuite/frv/mqmachu.cgs
index e16be68bd6b..e16be68bd6b 100644
--- a/sim/testsuite/sim/frv/mqmachu.cgs
+++ b/sim/testsuite/frv/mqmachu.cgs
diff --git a/sim/testsuite/sim/frv/mqmacxhs.cgs b/sim/testsuite/frv/mqmacxhs.cgs
index 0be1151c69a..0be1151c69a 100644
--- a/sim/testsuite/sim/frv/mqmacxhs.cgs
+++ b/sim/testsuite/frv/mqmacxhs.cgs
diff --git a/sim/testsuite/sim/frv/mqmulhs.cgs b/sim/testsuite/frv/mqmulhs.cgs
index 0a10c2908ce..0a10c2908ce 100644
--- a/sim/testsuite/sim/frv/mqmulhs.cgs
+++ b/sim/testsuite/frv/mqmulhs.cgs
diff --git a/sim/testsuite/sim/frv/mqmulhu.cgs b/sim/testsuite/frv/mqmulhu.cgs
index e94c09ae97e..e94c09ae97e 100644
--- a/sim/testsuite/sim/frv/mqmulhu.cgs
+++ b/sim/testsuite/frv/mqmulhu.cgs
diff --git a/sim/testsuite/sim/frv/mqmulxhs.cgs b/sim/testsuite/frv/mqmulxhs.cgs
index 7686bc1cf5c..7686bc1cf5c 100644
--- a/sim/testsuite/sim/frv/mqmulxhs.cgs
+++ b/sim/testsuite/frv/mqmulxhs.cgs
diff --git a/sim/testsuite/sim/frv/mqmulxhu.cgs b/sim/testsuite/frv/mqmulxhu.cgs
index b60e421bc73..b60e421bc73 100644
--- a/sim/testsuite/sim/frv/mqmulxhu.cgs
+++ b/sim/testsuite/frv/mqmulxhu.cgs
diff --git a/sim/testsuite/sim/frv/mqsaths.cgs b/sim/testsuite/frv/mqsaths.cgs
index 61ff112b5c6..61ff112b5c6 100644
--- a/sim/testsuite/sim/frv/mqsaths.cgs
+++ b/sim/testsuite/frv/mqsaths.cgs
diff --git a/sim/testsuite/sim/frv/mqsllhi.cgs b/sim/testsuite/frv/mqsllhi.cgs
index 21379f2b0b8..21379f2b0b8 100644
--- a/sim/testsuite/sim/frv/mqsllhi.cgs
+++ b/sim/testsuite/frv/mqsllhi.cgs
diff --git a/sim/testsuite/sim/frv/mqsrahi.cgs b/sim/testsuite/frv/mqsrahi.cgs
index 1d30179c498..1d30179c498 100644
--- a/sim/testsuite/sim/frv/mqsrahi.cgs
+++ b/sim/testsuite/frv/mqsrahi.cgs
diff --git a/sim/testsuite/sim/frv/mqxmachs.cgs b/sim/testsuite/frv/mqxmachs.cgs
index 6791ed31874..6791ed31874 100644
--- a/sim/testsuite/sim/frv/mqxmachs.cgs
+++ b/sim/testsuite/frv/mqxmachs.cgs
diff --git a/sim/testsuite/sim/frv/mqxmacxhs.cgs b/sim/testsuite/frv/mqxmacxhs.cgs
index c644eed231c..c644eed231c 100644
--- a/sim/testsuite/sim/frv/mqxmacxhs.cgs
+++ b/sim/testsuite/frv/mqxmacxhs.cgs
diff --git a/sim/testsuite/sim/frv/mrdacc.cgs b/sim/testsuite/frv/mrdacc.cgs
index 217803655b6..217803655b6 100644
--- a/sim/testsuite/sim/frv/mrdacc.cgs
+++ b/sim/testsuite/frv/mrdacc.cgs
diff --git a/sim/testsuite/sim/frv/mrdaccg.cgs b/sim/testsuite/frv/mrdaccg.cgs
index 96e94065e63..96e94065e63 100644
--- a/sim/testsuite/sim/frv/mrdaccg.cgs
+++ b/sim/testsuite/frv/mrdaccg.cgs
diff --git a/sim/testsuite/sim/frv/mrotli.cgs b/sim/testsuite/frv/mrotli.cgs
index 02220ee4942..02220ee4942 100644
--- a/sim/testsuite/sim/frv/mrotli.cgs
+++ b/sim/testsuite/frv/mrotli.cgs
diff --git a/sim/testsuite/sim/frv/mrotri.cgs b/sim/testsuite/frv/mrotri.cgs
index 17a5c74e7e7..17a5c74e7e7 100644
--- a/sim/testsuite/sim/frv/mrotri.cgs
+++ b/sim/testsuite/frv/mrotri.cgs
diff --git a/sim/testsuite/sim/frv/msaths.cgs b/sim/testsuite/frv/msaths.cgs
index 513d5d3d66a..513d5d3d66a 100644
--- a/sim/testsuite/sim/frv/msaths.cgs
+++ b/sim/testsuite/frv/msaths.cgs
diff --git a/sim/testsuite/sim/frv/msathu.cgs b/sim/testsuite/frv/msathu.cgs
index 4f376b2c34d..4f376b2c34d 100644
--- a/sim/testsuite/sim/frv/msathu.cgs
+++ b/sim/testsuite/frv/msathu.cgs
diff --git a/sim/testsuite/sim/frv/msllhi.cgs b/sim/testsuite/frv/msllhi.cgs
index 4340b9f9c06..4340b9f9c06 100644
--- a/sim/testsuite/sim/frv/msllhi.cgs
+++ b/sim/testsuite/frv/msllhi.cgs
diff --git a/sim/testsuite/sim/frv/msrahi.cgs b/sim/testsuite/frv/msrahi.cgs
index 182f84e2147..182f84e2147 100644
--- a/sim/testsuite/sim/frv/msrahi.cgs
+++ b/sim/testsuite/frv/msrahi.cgs
diff --git a/sim/testsuite/sim/frv/msrlhi.cgs b/sim/testsuite/frv/msrlhi.cgs
index c9971a98a68..c9971a98a68 100644
--- a/sim/testsuite/sim/frv/msrlhi.cgs
+++ b/sim/testsuite/frv/msrlhi.cgs
diff --git a/sim/testsuite/sim/frv/msubhss.cgs b/sim/testsuite/frv/msubhss.cgs
index 1ba334367e4..1ba334367e4 100644
--- a/sim/testsuite/sim/frv/msubhss.cgs
+++ b/sim/testsuite/frv/msubhss.cgs
diff --git a/sim/testsuite/sim/frv/msubhus.cgs b/sim/testsuite/frv/msubhus.cgs
index 1a002da42d5..1a002da42d5 100644
--- a/sim/testsuite/sim/frv/msubhus.cgs
+++ b/sim/testsuite/frv/msubhus.cgs
diff --git a/sim/testsuite/sim/frv/mtrap.cgs b/sim/testsuite/frv/mtrap.cgs
index 65b947a24de..65b947a24de 100644
--- a/sim/testsuite/sim/frv/mtrap.cgs
+++ b/sim/testsuite/frv/mtrap.cgs
diff --git a/sim/testsuite/sim/frv/munpackh.cgs b/sim/testsuite/frv/munpackh.cgs
index 45b2bd82421..45b2bd82421 100644
--- a/sim/testsuite/sim/frv/munpackh.cgs
+++ b/sim/testsuite/frv/munpackh.cgs
diff --git a/sim/testsuite/sim/frv/mwcut.cgs b/sim/testsuite/frv/mwcut.cgs
index 0e31b8fa93a..0e31b8fa93a 100644
--- a/sim/testsuite/sim/frv/mwcut.cgs
+++ b/sim/testsuite/frv/mwcut.cgs
diff --git a/sim/testsuite/sim/frv/mwcuti.cgs b/sim/testsuite/frv/mwcuti.cgs
index 338eab86389..338eab86389 100644
--- a/sim/testsuite/sim/frv/mwcuti.cgs
+++ b/sim/testsuite/frv/mwcuti.cgs
diff --git a/sim/testsuite/sim/frv/mwtacc.cgs b/sim/testsuite/frv/mwtacc.cgs
index 20b4d31885b..20b4d31885b 100644
--- a/sim/testsuite/sim/frv/mwtacc.cgs
+++ b/sim/testsuite/frv/mwtacc.cgs
diff --git a/sim/testsuite/sim/frv/mwtaccg.cgs b/sim/testsuite/frv/mwtaccg.cgs
index 6e26bab287b..6e26bab287b 100644
--- a/sim/testsuite/sim/frv/mwtaccg.cgs
+++ b/sim/testsuite/frv/mwtaccg.cgs
diff --git a/sim/testsuite/sim/frv/mxor.cgs b/sim/testsuite/frv/mxor.cgs
index 6d1cce11bf5..6d1cce11bf5 100644
--- a/sim/testsuite/sim/frv/mxor.cgs
+++ b/sim/testsuite/frv/mxor.cgs
diff --git a/sim/testsuite/sim/frv/nandcr.cgs b/sim/testsuite/frv/nandcr.cgs
index 8d3298fd787..8d3298fd787 100644
--- a/sim/testsuite/sim/frv/nandcr.cgs
+++ b/sim/testsuite/frv/nandcr.cgs
diff --git a/sim/testsuite/sim/frv/nandncr.cgs b/sim/testsuite/frv/nandncr.cgs
index c761c56102c..c761c56102c 100644
--- a/sim/testsuite/sim/frv/nandncr.cgs
+++ b/sim/testsuite/frv/nandncr.cgs
diff --git a/sim/testsuite/sim/frv/nfadds.cgs b/sim/testsuite/frv/nfadds.cgs
index bdfa1dc124f..bdfa1dc124f 100644
--- a/sim/testsuite/sim/frv/nfadds.cgs
+++ b/sim/testsuite/frv/nfadds.cgs
diff --git a/sim/testsuite/sim/frv/nfdadds.cgs b/sim/testsuite/frv/nfdadds.cgs
index 0be25e7a3b5..0be25e7a3b5 100644
--- a/sim/testsuite/sim/frv/nfdadds.cgs
+++ b/sim/testsuite/frv/nfdadds.cgs
diff --git a/sim/testsuite/sim/frv/nfdcmps.cgs b/sim/testsuite/frv/nfdcmps.cgs
index 977805ab2d7..977805ab2d7 100644
--- a/sim/testsuite/sim/frv/nfdcmps.cgs
+++ b/sim/testsuite/frv/nfdcmps.cgs
diff --git a/sim/testsuite/sim/frv/nfddivs.cgs b/sim/testsuite/frv/nfddivs.cgs
index 0b16447057e..0b16447057e 100644
--- a/sim/testsuite/sim/frv/nfddivs.cgs
+++ b/sim/testsuite/frv/nfddivs.cgs
diff --git a/sim/testsuite/sim/frv/nfditos.cgs b/sim/testsuite/frv/nfditos.cgs
index 1200944332d..1200944332d 100644
--- a/sim/testsuite/sim/frv/nfditos.cgs
+++ b/sim/testsuite/frv/nfditos.cgs
diff --git a/sim/testsuite/sim/frv/nfdivs.cgs b/sim/testsuite/frv/nfdivs.cgs
index 73e58b82b50..73e58b82b50 100644
--- a/sim/testsuite/sim/frv/nfdivs.cgs
+++ b/sim/testsuite/frv/nfdivs.cgs
diff --git a/sim/testsuite/sim/frv/nfdmadds.cgs b/sim/testsuite/frv/nfdmadds.cgs
index 1af110cee6d..1af110cee6d 100644
--- a/sim/testsuite/sim/frv/nfdmadds.cgs
+++ b/sim/testsuite/frv/nfdmadds.cgs
diff --git a/sim/testsuite/sim/frv/nfdmas.cgs b/sim/testsuite/frv/nfdmas.cgs
index 07f76aafb55..07f76aafb55 100644
--- a/sim/testsuite/sim/frv/nfdmas.cgs
+++ b/sim/testsuite/frv/nfdmas.cgs
diff --git a/sim/testsuite/sim/frv/nfdmss.cgs b/sim/testsuite/frv/nfdmss.cgs
index 3633d706544..3633d706544 100644
--- a/sim/testsuite/sim/frv/nfdmss.cgs
+++ b/sim/testsuite/frv/nfdmss.cgs
diff --git a/sim/testsuite/sim/frv/nfdmulcs.cgs b/sim/testsuite/frv/nfdmulcs.cgs
index 227ff291311..227ff291311 100644
--- a/sim/testsuite/sim/frv/nfdmulcs.cgs
+++ b/sim/testsuite/frv/nfdmulcs.cgs
diff --git a/sim/testsuite/sim/frv/nfdmuls.cgs b/sim/testsuite/frv/nfdmuls.cgs
index efe158035d7..efe158035d7 100644
--- a/sim/testsuite/sim/frv/nfdmuls.cgs
+++ b/sim/testsuite/frv/nfdmuls.cgs
diff --git a/sim/testsuite/sim/frv/nfdsads.cgs b/sim/testsuite/frv/nfdsads.cgs
index 6c06f16c0c2..6c06f16c0c2 100644
--- a/sim/testsuite/sim/frv/nfdsads.cgs
+++ b/sim/testsuite/frv/nfdsads.cgs
diff --git a/sim/testsuite/sim/frv/nfdsqrts.cgs b/sim/testsuite/frv/nfdsqrts.cgs
index 1a906bb7279..1a906bb7279 100644
--- a/sim/testsuite/sim/frv/nfdsqrts.cgs
+++ b/sim/testsuite/frv/nfdsqrts.cgs
diff --git a/sim/testsuite/sim/frv/nfdstoi.cgs b/sim/testsuite/frv/nfdstoi.cgs
index 56dc941bb70..56dc941bb70 100644
--- a/sim/testsuite/sim/frv/nfdstoi.cgs
+++ b/sim/testsuite/frv/nfdstoi.cgs
diff --git a/sim/testsuite/sim/frv/nfdsubs.cgs b/sim/testsuite/frv/nfdsubs.cgs
index c981aab3624..c981aab3624 100644
--- a/sim/testsuite/sim/frv/nfdsubs.cgs
+++ b/sim/testsuite/frv/nfdsubs.cgs
diff --git a/sim/testsuite/sim/frv/nfitos.cgs b/sim/testsuite/frv/nfitos.cgs
index 539f7b281c5..539f7b281c5 100644
--- a/sim/testsuite/sim/frv/nfitos.cgs
+++ b/sim/testsuite/frv/nfitos.cgs
diff --git a/sim/testsuite/sim/frv/nfmadds.cgs b/sim/testsuite/frv/nfmadds.cgs
index 2113cd27716..2113cd27716 100644
--- a/sim/testsuite/sim/frv/nfmadds.cgs
+++ b/sim/testsuite/frv/nfmadds.cgs
diff --git a/sim/testsuite/sim/frv/nfmas.cgs b/sim/testsuite/frv/nfmas.cgs
index b688dbdf4d2..b688dbdf4d2 100644
--- a/sim/testsuite/sim/frv/nfmas.cgs
+++ b/sim/testsuite/frv/nfmas.cgs
diff --git a/sim/testsuite/sim/frv/nfmss.cgs b/sim/testsuite/frv/nfmss.cgs
index bc7c8ef6cbb..bc7c8ef6cbb 100644
--- a/sim/testsuite/sim/frv/nfmss.cgs
+++ b/sim/testsuite/frv/nfmss.cgs
diff --git a/sim/testsuite/sim/frv/nfmsubs.cgs b/sim/testsuite/frv/nfmsubs.cgs
index 1ae87e36d1f..1ae87e36d1f 100644
--- a/sim/testsuite/sim/frv/nfmsubs.cgs
+++ b/sim/testsuite/frv/nfmsubs.cgs
diff --git a/sim/testsuite/sim/frv/nfmuls.cgs b/sim/testsuite/frv/nfmuls.cgs
index e4b0d2eebbc..e4b0d2eebbc 100644
--- a/sim/testsuite/sim/frv/nfmuls.cgs
+++ b/sim/testsuite/frv/nfmuls.cgs
diff --git a/sim/testsuite/sim/frv/nfsqrts.cgs b/sim/testsuite/frv/nfsqrts.cgs
index 8ada77a85e0..8ada77a85e0 100644
--- a/sim/testsuite/sim/frv/nfsqrts.cgs
+++ b/sim/testsuite/frv/nfsqrts.cgs
diff --git a/sim/testsuite/sim/frv/nfstoi.cgs b/sim/testsuite/frv/nfstoi.cgs
index 296812827ae..296812827ae 100644
--- a/sim/testsuite/sim/frv/nfstoi.cgs
+++ b/sim/testsuite/frv/nfstoi.cgs
diff --git a/sim/testsuite/sim/frv/nfsubs.cgs b/sim/testsuite/frv/nfsubs.cgs
index 3da08b9ffb7..3da08b9ffb7 100644
--- a/sim/testsuite/sim/frv/nfsubs.cgs
+++ b/sim/testsuite/frv/nfsubs.cgs
diff --git a/sim/testsuite/sim/frv/nld.cgs b/sim/testsuite/frv/nld.cgs
index 297468b44d6..297468b44d6 100644
--- a/sim/testsuite/sim/frv/nld.cgs
+++ b/sim/testsuite/frv/nld.cgs
diff --git a/sim/testsuite/sim/frv/nldbf.cgs b/sim/testsuite/frv/nldbf.cgs
index 1a5c25b6741..1a5c25b6741 100644
--- a/sim/testsuite/sim/frv/nldbf.cgs
+++ b/sim/testsuite/frv/nldbf.cgs
diff --git a/sim/testsuite/sim/frv/nldbfi.cgs b/sim/testsuite/frv/nldbfi.cgs
index aa90bc91194..aa90bc91194 100644
--- a/sim/testsuite/sim/frv/nldbfi.cgs
+++ b/sim/testsuite/frv/nldbfi.cgs
diff --git a/sim/testsuite/sim/frv/nldbfu.cgs b/sim/testsuite/frv/nldbfu.cgs
index 174042b4bc1..174042b4bc1 100644
--- a/sim/testsuite/sim/frv/nldbfu.cgs
+++ b/sim/testsuite/frv/nldbfu.cgs
diff --git a/sim/testsuite/sim/frv/nldd.cgs b/sim/testsuite/frv/nldd.cgs
index 1f457611709..1f457611709 100644
--- a/sim/testsuite/sim/frv/nldd.cgs
+++ b/sim/testsuite/frv/nldd.cgs
diff --git a/sim/testsuite/sim/frv/nlddf.cgs b/sim/testsuite/frv/nlddf.cgs
index d30b6dd2385..d30b6dd2385 100644
--- a/sim/testsuite/sim/frv/nlddf.cgs
+++ b/sim/testsuite/frv/nlddf.cgs
diff --git a/sim/testsuite/sim/frv/nlddfi.cgs b/sim/testsuite/frv/nlddfi.cgs
index b58ad6ffe3c..b58ad6ffe3c 100644
--- a/sim/testsuite/sim/frv/nlddfi.cgs
+++ b/sim/testsuite/frv/nlddfi.cgs
diff --git a/sim/testsuite/sim/frv/nlddfu.cgs b/sim/testsuite/frv/nlddfu.cgs
index d45c995cd2c..d45c995cd2c 100644
--- a/sim/testsuite/sim/frv/nlddfu.cgs
+++ b/sim/testsuite/frv/nlddfu.cgs
diff --git a/sim/testsuite/sim/frv/nlddi.cgs b/sim/testsuite/frv/nlddi.cgs
index 04d24875417..04d24875417 100644
--- a/sim/testsuite/sim/frv/nlddi.cgs
+++ b/sim/testsuite/frv/nlddi.cgs
diff --git a/sim/testsuite/sim/frv/nlddu.cgs b/sim/testsuite/frv/nlddu.cgs
index 44565c8a6ff..44565c8a6ff 100644
--- a/sim/testsuite/sim/frv/nlddu.cgs
+++ b/sim/testsuite/frv/nlddu.cgs
diff --git a/sim/testsuite/sim/frv/nldf.cgs b/sim/testsuite/frv/nldf.cgs
index 6aabc67ea57..6aabc67ea57 100644
--- a/sim/testsuite/sim/frv/nldf.cgs
+++ b/sim/testsuite/frv/nldf.cgs
diff --git a/sim/testsuite/sim/frv/nldfi.cgs b/sim/testsuite/frv/nldfi.cgs
index 20f62dfc15f..20f62dfc15f 100644
--- a/sim/testsuite/sim/frv/nldfi.cgs
+++ b/sim/testsuite/frv/nldfi.cgs
diff --git a/sim/testsuite/sim/frv/nldfu.cgs b/sim/testsuite/frv/nldfu.cgs
index 8e95016b608..8e95016b608 100644
--- a/sim/testsuite/sim/frv/nldfu.cgs
+++ b/sim/testsuite/frv/nldfu.cgs
diff --git a/sim/testsuite/sim/frv/nldhf.cgs b/sim/testsuite/frv/nldhf.cgs
index b90d8f9f301..b90d8f9f301 100644
--- a/sim/testsuite/sim/frv/nldhf.cgs
+++ b/sim/testsuite/frv/nldhf.cgs
diff --git a/sim/testsuite/sim/frv/nldhfi.cgs b/sim/testsuite/frv/nldhfi.cgs
index bcd52ed6e99..bcd52ed6e99 100644
--- a/sim/testsuite/sim/frv/nldhfi.cgs
+++ b/sim/testsuite/frv/nldhfi.cgs
diff --git a/sim/testsuite/sim/frv/nldhfu.cgs b/sim/testsuite/frv/nldhfu.cgs
index 97d1dd9037f..97d1dd9037f 100644
--- a/sim/testsuite/sim/frv/nldhfu.cgs
+++ b/sim/testsuite/frv/nldhfu.cgs
diff --git a/sim/testsuite/sim/frv/nldi.cgs b/sim/testsuite/frv/nldi.cgs
index c70f0cb9eb4..c70f0cb9eb4 100644
--- a/sim/testsuite/sim/frv/nldi.cgs
+++ b/sim/testsuite/frv/nldi.cgs
diff --git a/sim/testsuite/sim/frv/nldq.cgs b/sim/testsuite/frv/nldq.cgs
index 0338e19fc0c..0338e19fc0c 100644
--- a/sim/testsuite/sim/frv/nldq.cgs
+++ b/sim/testsuite/frv/nldq.cgs
diff --git a/sim/testsuite/sim/frv/nldqf.cgs b/sim/testsuite/frv/nldqf.cgs
index 8e268acc85d..8e268acc85d 100644
--- a/sim/testsuite/sim/frv/nldqf.cgs
+++ b/sim/testsuite/frv/nldqf.cgs
diff --git a/sim/testsuite/sim/frv/nldqfi.cgs b/sim/testsuite/frv/nldqfi.cgs
index ff05fae7ad3..ff05fae7ad3 100644
--- a/sim/testsuite/sim/frv/nldqfi.cgs
+++ b/sim/testsuite/frv/nldqfi.cgs
diff --git a/sim/testsuite/sim/frv/nldqfu.cgs b/sim/testsuite/frv/nldqfu.cgs
index ffe2990cff0..ffe2990cff0 100644
--- a/sim/testsuite/sim/frv/nldqfu.cgs
+++ b/sim/testsuite/frv/nldqfu.cgs
diff --git a/sim/testsuite/sim/frv/nldqu.cgs b/sim/testsuite/frv/nldqu.cgs
index a7e8b30fd2a..a7e8b30fd2a 100644
--- a/sim/testsuite/sim/frv/nldqu.cgs
+++ b/sim/testsuite/frv/nldqu.cgs
diff --git a/sim/testsuite/sim/frv/nldsb.cgs b/sim/testsuite/frv/nldsb.cgs
index 1db547c7cab..1db547c7cab 100644
--- a/sim/testsuite/sim/frv/nldsb.cgs
+++ b/sim/testsuite/frv/nldsb.cgs
diff --git a/sim/testsuite/sim/frv/nldsbi.cgs b/sim/testsuite/frv/nldsbi.cgs
index 4b9dcba3e68..4b9dcba3e68 100644
--- a/sim/testsuite/sim/frv/nldsbi.cgs
+++ b/sim/testsuite/frv/nldsbi.cgs
diff --git a/sim/testsuite/sim/frv/nldsbu.cgs b/sim/testsuite/frv/nldsbu.cgs
index e60ffc011e2..e60ffc011e2 100644
--- a/sim/testsuite/sim/frv/nldsbu.cgs
+++ b/sim/testsuite/frv/nldsbu.cgs
diff --git a/sim/testsuite/sim/frv/nldsh.cgs b/sim/testsuite/frv/nldsh.cgs
index afc00c49df5..afc00c49df5 100644
--- a/sim/testsuite/sim/frv/nldsh.cgs
+++ b/sim/testsuite/frv/nldsh.cgs
diff --git a/sim/testsuite/sim/frv/nldshi.cgs b/sim/testsuite/frv/nldshi.cgs
index 60de1564874..60de1564874 100644
--- a/sim/testsuite/sim/frv/nldshi.cgs
+++ b/sim/testsuite/frv/nldshi.cgs
diff --git a/sim/testsuite/sim/frv/nldshu.cgs b/sim/testsuite/frv/nldshu.cgs
index 775b760df8f..775b760df8f 100644
--- a/sim/testsuite/sim/frv/nldshu.cgs
+++ b/sim/testsuite/frv/nldshu.cgs
diff --git a/sim/testsuite/sim/frv/nldu.cgs b/sim/testsuite/frv/nldu.cgs
index 0d1735e8848..0d1735e8848 100644
--- a/sim/testsuite/sim/frv/nldu.cgs
+++ b/sim/testsuite/frv/nldu.cgs
diff --git a/sim/testsuite/sim/frv/nldub.cgs b/sim/testsuite/frv/nldub.cgs
index 2067bcc089d..2067bcc089d 100644
--- a/sim/testsuite/sim/frv/nldub.cgs
+++ b/sim/testsuite/frv/nldub.cgs
diff --git a/sim/testsuite/sim/frv/nldubi.cgs b/sim/testsuite/frv/nldubi.cgs
index 8eba5164120..8eba5164120 100644
--- a/sim/testsuite/sim/frv/nldubi.cgs
+++ b/sim/testsuite/frv/nldubi.cgs
diff --git a/sim/testsuite/sim/frv/nldubu.cgs b/sim/testsuite/frv/nldubu.cgs
index acf9d9c818e..acf9d9c818e 100644
--- a/sim/testsuite/sim/frv/nldubu.cgs
+++ b/sim/testsuite/frv/nldubu.cgs
diff --git a/sim/testsuite/sim/frv/nlduh.cgs b/sim/testsuite/frv/nlduh.cgs
index 1871a22044b..1871a22044b 100644
--- a/sim/testsuite/sim/frv/nlduh.cgs
+++ b/sim/testsuite/frv/nlduh.cgs
diff --git a/sim/testsuite/sim/frv/nlduhi.cgs b/sim/testsuite/frv/nlduhi.cgs
index ae7171ee417..ae7171ee417 100644
--- a/sim/testsuite/sim/frv/nlduhi.cgs
+++ b/sim/testsuite/frv/nlduhi.cgs
diff --git a/sim/testsuite/sim/frv/nlduhu.cgs b/sim/testsuite/frv/nlduhu.cgs
index 8142fc59517..8142fc59517 100644
--- a/sim/testsuite/sim/frv/nlduhu.cgs
+++ b/sim/testsuite/frv/nlduhu.cgs
diff --git a/sim/testsuite/sim/frv/nop.cgs b/sim/testsuite/frv/nop.cgs
index 7180066ce9c..7180066ce9c 100644
--- a/sim/testsuite/sim/frv/nop.cgs
+++ b/sim/testsuite/frv/nop.cgs
diff --git a/sim/testsuite/sim/frv/norcr.cgs b/sim/testsuite/frv/norcr.cgs
index e097a1b3667..e097a1b3667 100644
--- a/sim/testsuite/sim/frv/norcr.cgs
+++ b/sim/testsuite/frv/norcr.cgs
diff --git a/sim/testsuite/sim/frv/norncr.cgs b/sim/testsuite/frv/norncr.cgs
index a7b95da6b6b..a7b95da6b6b 100644
--- a/sim/testsuite/sim/frv/norncr.cgs
+++ b/sim/testsuite/frv/norncr.cgs
diff --git a/sim/testsuite/sim/frv/not.cgs b/sim/testsuite/frv/not.cgs
index e44eabfcd0a..e44eabfcd0a 100644
--- a/sim/testsuite/sim/frv/not.cgs
+++ b/sim/testsuite/frv/not.cgs
diff --git a/sim/testsuite/sim/frv/notcr.cgs b/sim/testsuite/frv/notcr.cgs
index e6c08e0603a..e6c08e0603a 100644
--- a/sim/testsuite/sim/frv/notcr.cgs
+++ b/sim/testsuite/frv/notcr.cgs
diff --git a/sim/testsuite/sim/frv/nsdiv.cgs b/sim/testsuite/frv/nsdiv.cgs
index 533f2ef5c94..533f2ef5c94 100644
--- a/sim/testsuite/sim/frv/nsdiv.cgs
+++ b/sim/testsuite/frv/nsdiv.cgs
diff --git a/sim/testsuite/sim/frv/nsdivi.cgs b/sim/testsuite/frv/nsdivi.cgs
index 014fadd5814..014fadd5814 100644
--- a/sim/testsuite/sim/frv/nsdivi.cgs
+++ b/sim/testsuite/frv/nsdivi.cgs
diff --git a/sim/testsuite/sim/frv/nudiv.cgs b/sim/testsuite/frv/nudiv.cgs
index 58bce82af09..58bce82af09 100644
--- a/sim/testsuite/sim/frv/nudiv.cgs
+++ b/sim/testsuite/frv/nudiv.cgs
diff --git a/sim/testsuite/sim/frv/nudivi.cgs b/sim/testsuite/frv/nudivi.cgs
index 2426eb38fdc..2426eb38fdc 100644
--- a/sim/testsuite/sim/frv/nudivi.cgs
+++ b/sim/testsuite/frv/nudivi.cgs
diff --git a/sim/testsuite/sim/frv/or.cgs b/sim/testsuite/frv/or.cgs
index b432429a013..b432429a013 100644
--- a/sim/testsuite/sim/frv/or.cgs
+++ b/sim/testsuite/frv/or.cgs
diff --git a/sim/testsuite/sim/frv/orcc.cgs b/sim/testsuite/frv/orcc.cgs
index a0a3e5bdeda..a0a3e5bdeda 100644
--- a/sim/testsuite/sim/frv/orcc.cgs
+++ b/sim/testsuite/frv/orcc.cgs
diff --git a/sim/testsuite/sim/frv/orcr.cgs b/sim/testsuite/frv/orcr.cgs
index a5114b248e7..a5114b248e7 100644
--- a/sim/testsuite/sim/frv/orcr.cgs
+++ b/sim/testsuite/frv/orcr.cgs
diff --git a/sim/testsuite/sim/frv/ori.cgs b/sim/testsuite/frv/ori.cgs
index aa1d61a1d0a..aa1d61a1d0a 100644
--- a/sim/testsuite/sim/frv/ori.cgs
+++ b/sim/testsuite/frv/ori.cgs
diff --git a/sim/testsuite/sim/frv/oricc.cgs b/sim/testsuite/frv/oricc.cgs
index 71e6d53320a..71e6d53320a 100644
--- a/sim/testsuite/sim/frv/oricc.cgs
+++ b/sim/testsuite/frv/oricc.cgs
diff --git a/sim/testsuite/sim/frv/orncr.cgs b/sim/testsuite/frv/orncr.cgs
index b0e4e5914f8..b0e4e5914f8 100644
--- a/sim/testsuite/sim/frv/orncr.cgs
+++ b/sim/testsuite/frv/orncr.cgs
diff --git a/sim/testsuite/sim/frv/parallel.exp b/sim/testsuite/frv/parallel.exp
index 8101a67afb5..8101a67afb5 100644
--- a/sim/testsuite/sim/frv/parallel.exp
+++ b/sim/testsuite/frv/parallel.exp
diff --git a/sim/testsuite/sim/frv/ret.cgs b/sim/testsuite/frv/ret.cgs
index 14479980a59..14479980a59 100644
--- a/sim/testsuite/sim/frv/ret.cgs
+++ b/sim/testsuite/frv/ret.cgs
diff --git a/sim/testsuite/sim/frv/rett.cgs b/sim/testsuite/frv/rett.cgs
index f964baea2aa..f964baea2aa 100644
--- a/sim/testsuite/sim/frv/rett.cgs
+++ b/sim/testsuite/frv/rett.cgs
diff --git a/sim/testsuite/sim/frv/scan.cgs b/sim/testsuite/frv/scan.cgs
index d19107df12e..d19107df12e 100644
--- a/sim/testsuite/sim/frv/scan.cgs
+++ b/sim/testsuite/frv/scan.cgs
diff --git a/sim/testsuite/sim/frv/scani.cgs b/sim/testsuite/frv/scani.cgs
index 97175dc1051..97175dc1051 100644
--- a/sim/testsuite/sim/frv/scani.cgs
+++ b/sim/testsuite/frv/scani.cgs
diff --git a/sim/testsuite/sim/frv/sdiv.cgs b/sim/testsuite/frv/sdiv.cgs
index d193b2318c1..d193b2318c1 100644
--- a/sim/testsuite/sim/frv/sdiv.cgs
+++ b/sim/testsuite/frv/sdiv.cgs
diff --git a/sim/testsuite/sim/frv/sdivi.cgs b/sim/testsuite/frv/sdivi.cgs
index eb781e720a4..eb781e720a4 100644
--- a/sim/testsuite/sim/frv/sdivi.cgs
+++ b/sim/testsuite/frv/sdivi.cgs
diff --git a/sim/testsuite/sim/frv/sethi.cgs b/sim/testsuite/frv/sethi.cgs
index 00a3bdd6137..00a3bdd6137 100644
--- a/sim/testsuite/sim/frv/sethi.cgs
+++ b/sim/testsuite/frv/sethi.cgs
diff --git a/sim/testsuite/sim/frv/sethilo.pcgs b/sim/testsuite/frv/sethilo.pcgs
index c8e7b602ce5..c8e7b602ce5 100644
--- a/sim/testsuite/sim/frv/sethilo.pcgs
+++ b/sim/testsuite/frv/sethilo.pcgs
diff --git a/sim/testsuite/sim/frv/setlo.cgs b/sim/testsuite/frv/setlo.cgs
index 6bdac2eba2e..6bdac2eba2e 100644
--- a/sim/testsuite/sim/frv/setlo.cgs
+++ b/sim/testsuite/frv/setlo.cgs
diff --git a/sim/testsuite/sim/frv/setlos.cgs b/sim/testsuite/frv/setlos.cgs
index 8979d13a7e1..8979d13a7e1 100644
--- a/sim/testsuite/sim/frv/setlos.cgs
+++ b/sim/testsuite/frv/setlos.cgs
diff --git a/sim/testsuite/sim/frv/sll.cgs b/sim/testsuite/frv/sll.cgs
index 9103cf6874a..9103cf6874a 100644
--- a/sim/testsuite/sim/frv/sll.cgs
+++ b/sim/testsuite/frv/sll.cgs
diff --git a/sim/testsuite/sim/frv/sllcc.cgs b/sim/testsuite/frv/sllcc.cgs
index 533b5045399..533b5045399 100644
--- a/sim/testsuite/sim/frv/sllcc.cgs
+++ b/sim/testsuite/frv/sllcc.cgs
diff --git a/sim/testsuite/sim/frv/slli.cgs b/sim/testsuite/frv/slli.cgs
index 80c25c0043a..80c25c0043a 100644
--- a/sim/testsuite/sim/frv/slli.cgs
+++ b/sim/testsuite/frv/slli.cgs
diff --git a/sim/testsuite/sim/frv/sllicc.cgs b/sim/testsuite/frv/sllicc.cgs
index b8e4c7da788..b8e4c7da788 100644
--- a/sim/testsuite/sim/frv/sllicc.cgs
+++ b/sim/testsuite/frv/sllicc.cgs
diff --git a/sim/testsuite/sim/frv/smul.cgs b/sim/testsuite/frv/smul.cgs
index ed065a93d14..ed065a93d14 100644
--- a/sim/testsuite/sim/frv/smul.cgs
+++ b/sim/testsuite/frv/smul.cgs
diff --git a/sim/testsuite/sim/frv/smulcc.cgs b/sim/testsuite/frv/smulcc.cgs
index 76a009ec22f..76a009ec22f 100644
--- a/sim/testsuite/sim/frv/smulcc.cgs
+++ b/sim/testsuite/frv/smulcc.cgs
diff --git a/sim/testsuite/sim/frv/smuli.cgs b/sim/testsuite/frv/smuli.cgs
index 19a695cf56b..19a695cf56b 100644
--- a/sim/testsuite/sim/frv/smuli.cgs
+++ b/sim/testsuite/frv/smuli.cgs
diff --git a/sim/testsuite/sim/frv/smulicc.cgs b/sim/testsuite/frv/smulicc.cgs
index e9aa889c249..e9aa889c249 100644
--- a/sim/testsuite/sim/frv/smulicc.cgs
+++ b/sim/testsuite/frv/smulicc.cgs
diff --git a/sim/testsuite/sim/frv/sra.cgs b/sim/testsuite/frv/sra.cgs
index 0f0c8644d03..0f0c8644d03 100644
--- a/sim/testsuite/sim/frv/sra.cgs
+++ b/sim/testsuite/frv/sra.cgs
diff --git a/sim/testsuite/sim/frv/sracc.cgs b/sim/testsuite/frv/sracc.cgs
index 14f4a8bf49c..14f4a8bf49c 100644
--- a/sim/testsuite/sim/frv/sracc.cgs
+++ b/sim/testsuite/frv/sracc.cgs
diff --git a/sim/testsuite/sim/frv/srai.cgs b/sim/testsuite/frv/srai.cgs
index 02b9654f587..02b9654f587 100644
--- a/sim/testsuite/sim/frv/srai.cgs
+++ b/sim/testsuite/frv/srai.cgs
diff --git a/sim/testsuite/sim/frv/sraicc.cgs b/sim/testsuite/frv/sraicc.cgs
index 5dbd1e600c6..5dbd1e600c6 100644
--- a/sim/testsuite/sim/frv/sraicc.cgs
+++ b/sim/testsuite/frv/sraicc.cgs
diff --git a/sim/testsuite/sim/frv/srl.cgs b/sim/testsuite/frv/srl.cgs
index 045e75edba6..045e75edba6 100644
--- a/sim/testsuite/sim/frv/srl.cgs
+++ b/sim/testsuite/frv/srl.cgs
diff --git a/sim/testsuite/sim/frv/srlcc.cgs b/sim/testsuite/frv/srlcc.cgs
index 1450a4b9ed9..1450a4b9ed9 100644
--- a/sim/testsuite/sim/frv/srlcc.cgs
+++ b/sim/testsuite/frv/srlcc.cgs
diff --git a/sim/testsuite/sim/frv/srli.cgs b/sim/testsuite/frv/srli.cgs
index 72207d3a3e3..72207d3a3e3 100644
--- a/sim/testsuite/sim/frv/srli.cgs
+++ b/sim/testsuite/frv/srli.cgs
diff --git a/sim/testsuite/sim/frv/srlicc.cgs b/sim/testsuite/frv/srlicc.cgs
index d232802eb57..d232802eb57 100644
--- a/sim/testsuite/sim/frv/srlicc.cgs
+++ b/sim/testsuite/frv/srlicc.cgs
diff --git a/sim/testsuite/sim/frv/st.cgs b/sim/testsuite/frv/st.cgs
index 557713c0594..557713c0594 100644
--- a/sim/testsuite/sim/frv/st.cgs
+++ b/sim/testsuite/frv/st.cgs
diff --git a/sim/testsuite/sim/frv/stb.cgs b/sim/testsuite/frv/stb.cgs
index 15fa1e65398..15fa1e65398 100644
--- a/sim/testsuite/sim/frv/stb.cgs
+++ b/sim/testsuite/frv/stb.cgs
diff --git a/sim/testsuite/sim/frv/stbf.cgs b/sim/testsuite/frv/stbf.cgs
index 741327d8a11..741327d8a11 100644
--- a/sim/testsuite/sim/frv/stbf.cgs
+++ b/sim/testsuite/frv/stbf.cgs
diff --git a/sim/testsuite/sim/frv/stbfi.cgs b/sim/testsuite/frv/stbfi.cgs
index cfea70867f3..cfea70867f3 100644
--- a/sim/testsuite/sim/frv/stbfi.cgs
+++ b/sim/testsuite/frv/stbfi.cgs
diff --git a/sim/testsuite/sim/frv/stbfu.cgs b/sim/testsuite/frv/stbfu.cgs
index 01bbb99ca9e..01bbb99ca9e 100644
--- a/sim/testsuite/sim/frv/stbfu.cgs
+++ b/sim/testsuite/frv/stbfu.cgs
diff --git a/sim/testsuite/sim/frv/stbi.cgs b/sim/testsuite/frv/stbi.cgs
index f23efc9155a..f23efc9155a 100644
--- a/sim/testsuite/sim/frv/stbi.cgs
+++ b/sim/testsuite/frv/stbi.cgs
diff --git a/sim/testsuite/sim/frv/stbu.cgs b/sim/testsuite/frv/stbu.cgs
index e56ad1137d1..e56ad1137d1 100644
--- a/sim/testsuite/sim/frv/stbu.cgs
+++ b/sim/testsuite/frv/stbu.cgs
diff --git a/sim/testsuite/sim/frv/stc.cgs b/sim/testsuite/frv/stc.cgs
index 581297cef9d..581297cef9d 100644
--- a/sim/testsuite/sim/frv/stc.cgs
+++ b/sim/testsuite/frv/stc.cgs
diff --git a/sim/testsuite/sim/frv/stcu.cgs b/sim/testsuite/frv/stcu.cgs
index eb9e6c5efa1..eb9e6c5efa1 100644
--- a/sim/testsuite/sim/frv/stcu.cgs
+++ b/sim/testsuite/frv/stcu.cgs
diff --git a/sim/testsuite/sim/frv/std.cgs b/sim/testsuite/frv/std.cgs
index 8a2ed12e99f..8a2ed12e99f 100644
--- a/sim/testsuite/sim/frv/std.cgs
+++ b/sim/testsuite/frv/std.cgs
diff --git a/sim/testsuite/sim/frv/std.pcgs b/sim/testsuite/frv/std.pcgs
index d518b8b9746..d518b8b9746 100644
--- a/sim/testsuite/sim/frv/std.pcgs
+++ b/sim/testsuite/frv/std.pcgs
diff --git a/sim/testsuite/sim/frv/stdc.cgs b/sim/testsuite/frv/stdc.cgs
index bdff0ac81c9..bdff0ac81c9 100644
--- a/sim/testsuite/sim/frv/stdc.cgs
+++ b/sim/testsuite/frv/stdc.cgs
diff --git a/sim/testsuite/sim/frv/stdc.pcgs b/sim/testsuite/frv/stdc.pcgs
index 46c49250566..46c49250566 100644
--- a/sim/testsuite/sim/frv/stdc.pcgs
+++ b/sim/testsuite/frv/stdc.pcgs
diff --git a/sim/testsuite/sim/frv/stdcu.cgs b/sim/testsuite/frv/stdcu.cgs
index bbae5fff096..bbae5fff096 100644
--- a/sim/testsuite/sim/frv/stdcu.cgs
+++ b/sim/testsuite/frv/stdcu.cgs
diff --git a/sim/testsuite/sim/frv/stdf.cgs b/sim/testsuite/frv/stdf.cgs
index 82c1461d97a..82c1461d97a 100644
--- a/sim/testsuite/sim/frv/stdf.cgs
+++ b/sim/testsuite/frv/stdf.cgs
diff --git a/sim/testsuite/sim/frv/stdf.pcgs b/sim/testsuite/frv/stdf.pcgs
index 7ef991c45f2..7ef991c45f2 100644
--- a/sim/testsuite/sim/frv/stdf.pcgs
+++ b/sim/testsuite/frv/stdf.pcgs
diff --git a/sim/testsuite/sim/frv/stdfi.cgs b/sim/testsuite/frv/stdfi.cgs
index fea9b5171dd..fea9b5171dd 100644
--- a/sim/testsuite/sim/frv/stdfi.cgs
+++ b/sim/testsuite/frv/stdfi.cgs
diff --git a/sim/testsuite/sim/frv/stdfu.cgs b/sim/testsuite/frv/stdfu.cgs
index 439cfa0a9b4..439cfa0a9b4 100644
--- a/sim/testsuite/sim/frv/stdfu.cgs
+++ b/sim/testsuite/frv/stdfu.cgs
diff --git a/sim/testsuite/sim/frv/stdi.cgs b/sim/testsuite/frv/stdi.cgs
index e1a783d71aa..e1a783d71aa 100644
--- a/sim/testsuite/sim/frv/stdi.cgs
+++ b/sim/testsuite/frv/stdi.cgs
diff --git a/sim/testsuite/sim/frv/stdu.cgs b/sim/testsuite/frv/stdu.cgs
index b5f122f5ef7..b5f122f5ef7 100644
--- a/sim/testsuite/sim/frv/stdu.cgs
+++ b/sim/testsuite/frv/stdu.cgs
diff --git a/sim/testsuite/sim/frv/stf.cgs b/sim/testsuite/frv/stf.cgs
index 5ebc060bef2..5ebc060bef2 100644
--- a/sim/testsuite/sim/frv/stf.cgs
+++ b/sim/testsuite/frv/stf.cgs
diff --git a/sim/testsuite/sim/frv/stfi.cgs b/sim/testsuite/frv/stfi.cgs
index cfce1fdfe57..cfce1fdfe57 100644
--- a/sim/testsuite/sim/frv/stfi.cgs
+++ b/sim/testsuite/frv/stfi.cgs
diff --git a/sim/testsuite/sim/frv/stfu.cgs b/sim/testsuite/frv/stfu.cgs
index e47e61dc56c..e47e61dc56c 100644
--- a/sim/testsuite/sim/frv/stfu.cgs
+++ b/sim/testsuite/frv/stfu.cgs
diff --git a/sim/testsuite/sim/frv/sth.cgs b/sim/testsuite/frv/sth.cgs
index c11ae407cd0..c11ae407cd0 100644
--- a/sim/testsuite/sim/frv/sth.cgs
+++ b/sim/testsuite/frv/sth.cgs
diff --git a/sim/testsuite/sim/frv/sthf.cgs b/sim/testsuite/frv/sthf.cgs
index 7310e4ee8c1..7310e4ee8c1 100644
--- a/sim/testsuite/sim/frv/sthf.cgs
+++ b/sim/testsuite/frv/sthf.cgs
diff --git a/sim/testsuite/sim/frv/sthfi.cgs b/sim/testsuite/frv/sthfi.cgs
index ae9da976fd2..ae9da976fd2 100644
--- a/sim/testsuite/sim/frv/sthfi.cgs
+++ b/sim/testsuite/frv/sthfi.cgs
diff --git a/sim/testsuite/sim/frv/sthfu.cgs b/sim/testsuite/frv/sthfu.cgs
index df472e73525..df472e73525 100644
--- a/sim/testsuite/sim/frv/sthfu.cgs
+++ b/sim/testsuite/frv/sthfu.cgs
diff --git a/sim/testsuite/sim/frv/sthi.cgs b/sim/testsuite/frv/sthi.cgs
index 93636e90956..93636e90956 100644
--- a/sim/testsuite/sim/frv/sthi.cgs
+++ b/sim/testsuite/frv/sthi.cgs
diff --git a/sim/testsuite/sim/frv/sthu.cgs b/sim/testsuite/frv/sthu.cgs
index ab35b30d396..ab35b30d396 100644
--- a/sim/testsuite/sim/frv/sthu.cgs
+++ b/sim/testsuite/frv/sthu.cgs
diff --git a/sim/testsuite/sim/frv/sti.cgs b/sim/testsuite/frv/sti.cgs
index ce05003d227..ce05003d227 100644
--- a/sim/testsuite/sim/frv/sti.cgs
+++ b/sim/testsuite/frv/sti.cgs
diff --git a/sim/testsuite/sim/frv/stq.cgs b/sim/testsuite/frv/stq.cgs
index 5ec836952f0..5ec836952f0 100644
--- a/sim/testsuite/sim/frv/stq.cgs
+++ b/sim/testsuite/frv/stq.cgs
diff --git a/sim/testsuite/sim/frv/stq.pcgs b/sim/testsuite/frv/stq.pcgs
index 268dd9eafbf..268dd9eafbf 100644
--- a/sim/testsuite/sim/frv/stq.pcgs
+++ b/sim/testsuite/frv/stq.pcgs
diff --git a/sim/testsuite/sim/frv/stqc.cgs b/sim/testsuite/frv/stqc.cgs
index 19fc79d6e09..19fc79d6e09 100644
--- a/sim/testsuite/sim/frv/stqc.cgs
+++ b/sim/testsuite/frv/stqc.cgs
diff --git a/sim/testsuite/sim/frv/stqc.pcgs b/sim/testsuite/frv/stqc.pcgs
index bda68bac785..bda68bac785 100644
--- a/sim/testsuite/sim/frv/stqc.pcgs
+++ b/sim/testsuite/frv/stqc.pcgs
diff --git a/sim/testsuite/sim/frv/stqcu.cgs b/sim/testsuite/frv/stqcu.cgs
index a7746caa538..a7746caa538 100644
--- a/sim/testsuite/sim/frv/stqcu.cgs
+++ b/sim/testsuite/frv/stqcu.cgs
diff --git a/sim/testsuite/sim/frv/stqf.cgs b/sim/testsuite/frv/stqf.cgs
index 24dbb42ff35..24dbb42ff35 100644
--- a/sim/testsuite/sim/frv/stqf.cgs
+++ b/sim/testsuite/frv/stqf.cgs
diff --git a/sim/testsuite/sim/frv/stqf.pcgs b/sim/testsuite/frv/stqf.pcgs
index 497f5fb8096..497f5fb8096 100644
--- a/sim/testsuite/sim/frv/stqf.pcgs
+++ b/sim/testsuite/frv/stqf.pcgs
diff --git a/sim/testsuite/sim/frv/stqfi.cgs b/sim/testsuite/frv/stqfi.cgs
index 6a36a903fb8..6a36a903fb8 100644
--- a/sim/testsuite/sim/frv/stqfi.cgs
+++ b/sim/testsuite/frv/stqfi.cgs
diff --git a/sim/testsuite/sim/frv/stqfu.cgs b/sim/testsuite/frv/stqfu.cgs
index 80a1494d973..80a1494d973 100644
--- a/sim/testsuite/sim/frv/stqfu.cgs
+++ b/sim/testsuite/frv/stqfu.cgs
diff --git a/sim/testsuite/sim/frv/stqi.cgs b/sim/testsuite/frv/stqi.cgs
index 5a3680ef1c3..5a3680ef1c3 100644
--- a/sim/testsuite/sim/frv/stqi.cgs
+++ b/sim/testsuite/frv/stqi.cgs
diff --git a/sim/testsuite/sim/frv/stqu.cgs b/sim/testsuite/frv/stqu.cgs
index 31e8de51a6a..31e8de51a6a 100644
--- a/sim/testsuite/sim/frv/stqu.cgs
+++ b/sim/testsuite/frv/stqu.cgs
diff --git a/sim/testsuite/sim/frv/stu.cgs b/sim/testsuite/frv/stu.cgs
index cc480405426..cc480405426 100644
--- a/sim/testsuite/sim/frv/stu.cgs
+++ b/sim/testsuite/frv/stu.cgs
diff --git a/sim/testsuite/sim/frv/sub.cgs b/sim/testsuite/frv/sub.cgs
index 5a1410ca6f2..5a1410ca6f2 100644
--- a/sim/testsuite/sim/frv/sub.cgs
+++ b/sim/testsuite/frv/sub.cgs
diff --git a/sim/testsuite/sim/frv/subcc.cgs b/sim/testsuite/frv/subcc.cgs
index 188e0ff8a99..188e0ff8a99 100644
--- a/sim/testsuite/sim/frv/subcc.cgs
+++ b/sim/testsuite/frv/subcc.cgs
diff --git a/sim/testsuite/sim/frv/subi.cgs b/sim/testsuite/frv/subi.cgs
index c6328389f58..c6328389f58 100644
--- a/sim/testsuite/sim/frv/subi.cgs
+++ b/sim/testsuite/frv/subi.cgs
diff --git a/sim/testsuite/sim/frv/subicc.cgs b/sim/testsuite/frv/subicc.cgs
index b2296ee02c8..b2296ee02c8 100644
--- a/sim/testsuite/sim/frv/subicc.cgs
+++ b/sim/testsuite/frv/subicc.cgs
diff --git a/sim/testsuite/sim/frv/subx.cgs b/sim/testsuite/frv/subx.cgs
index 4559a52cdd7..4559a52cdd7 100644
--- a/sim/testsuite/sim/frv/subx.cgs
+++ b/sim/testsuite/frv/subx.cgs
diff --git a/sim/testsuite/sim/frv/subxcc.cgs b/sim/testsuite/frv/subxcc.cgs
index 713a2a71be0..713a2a71be0 100644
--- a/sim/testsuite/sim/frv/subxcc.cgs
+++ b/sim/testsuite/frv/subxcc.cgs
diff --git a/sim/testsuite/sim/frv/subxi.cgs b/sim/testsuite/frv/subxi.cgs
index bbe8e4ddfdf..bbe8e4ddfdf 100644
--- a/sim/testsuite/sim/frv/subxi.cgs
+++ b/sim/testsuite/frv/subxi.cgs
diff --git a/sim/testsuite/sim/frv/subxicc.cgs b/sim/testsuite/frv/subxicc.cgs
index 369cab9dce0..369cab9dce0 100644
--- a/sim/testsuite/sim/frv/subxicc.cgs
+++ b/sim/testsuite/frv/subxicc.cgs
diff --git a/sim/testsuite/sim/frv/swap.cgs b/sim/testsuite/frv/swap.cgs
index 1e229032868..1e229032868 100644
--- a/sim/testsuite/sim/frv/swap.cgs
+++ b/sim/testsuite/frv/swap.cgs
diff --git a/sim/testsuite/sim/frv/swapi.cgs b/sim/testsuite/frv/swapi.cgs
index 4951bfa7cfd..4951bfa7cfd 100644
--- a/sim/testsuite/sim/frv/swapi.cgs
+++ b/sim/testsuite/frv/swapi.cgs
diff --git a/sim/testsuite/sim/frv/tc.cgs b/sim/testsuite/frv/tc.cgs
index 116190b0f59..116190b0f59 100644
--- a/sim/testsuite/sim/frv/tc.cgs
+++ b/sim/testsuite/frv/tc.cgs
diff --git a/sim/testsuite/sim/frv/teq.cgs b/sim/testsuite/frv/teq.cgs
index 59c60914a7c..59c60914a7c 100644
--- a/sim/testsuite/sim/frv/teq.cgs
+++ b/sim/testsuite/frv/teq.cgs
diff --git a/sim/testsuite/sim/frv/testutils.inc b/sim/testsuite/frv/testutils.inc
index 8261b4faab8..8261b4faab8 100644
--- a/sim/testsuite/sim/frv/testutils.inc
+++ b/sim/testsuite/frv/testutils.inc
diff --git a/sim/testsuite/sim/frv/tge.cgs b/sim/testsuite/frv/tge.cgs
index 3e12d9245d1..3e12d9245d1 100644
--- a/sim/testsuite/sim/frv/tge.cgs
+++ b/sim/testsuite/frv/tge.cgs
diff --git a/sim/testsuite/sim/frv/tgt.cgs b/sim/testsuite/frv/tgt.cgs
index 7e01330f031..7e01330f031 100644
--- a/sim/testsuite/sim/frv/tgt.cgs
+++ b/sim/testsuite/frv/tgt.cgs
diff --git a/sim/testsuite/sim/frv/thi.cgs b/sim/testsuite/frv/thi.cgs
index 36cc9237647..36cc9237647 100644
--- a/sim/testsuite/sim/frv/thi.cgs
+++ b/sim/testsuite/frv/thi.cgs
diff --git a/sim/testsuite/sim/frv/tic.cgs b/sim/testsuite/frv/tic.cgs
index 8c746f5d29c..8c746f5d29c 100644
--- a/sim/testsuite/sim/frv/tic.cgs
+++ b/sim/testsuite/frv/tic.cgs
diff --git a/sim/testsuite/sim/frv/tieq.cgs b/sim/testsuite/frv/tieq.cgs
index 5dfc0e66f19..5dfc0e66f19 100644
--- a/sim/testsuite/sim/frv/tieq.cgs
+++ b/sim/testsuite/frv/tieq.cgs
diff --git a/sim/testsuite/sim/frv/tige.cgs b/sim/testsuite/frv/tige.cgs
index cde3ac866c4..cde3ac866c4 100644
--- a/sim/testsuite/sim/frv/tige.cgs
+++ b/sim/testsuite/frv/tige.cgs
diff --git a/sim/testsuite/sim/frv/tigt.cgs b/sim/testsuite/frv/tigt.cgs
index 163d92f179f..163d92f179f 100644
--- a/sim/testsuite/sim/frv/tigt.cgs
+++ b/sim/testsuite/frv/tigt.cgs
diff --git a/sim/testsuite/sim/frv/tihi.cgs b/sim/testsuite/frv/tihi.cgs
index e564fc2982d..e564fc2982d 100644
--- a/sim/testsuite/sim/frv/tihi.cgs
+++ b/sim/testsuite/frv/tihi.cgs
diff --git a/sim/testsuite/sim/frv/tile.cgs b/sim/testsuite/frv/tile.cgs
index 7f5ef2a7ab8..7f5ef2a7ab8 100644
--- a/sim/testsuite/sim/frv/tile.cgs
+++ b/sim/testsuite/frv/tile.cgs
diff --git a/sim/testsuite/sim/frv/tils.cgs b/sim/testsuite/frv/tils.cgs
index 5713de5cfc5..5713de5cfc5 100644
--- a/sim/testsuite/sim/frv/tils.cgs
+++ b/sim/testsuite/frv/tils.cgs
diff --git a/sim/testsuite/sim/frv/tilt.cgs b/sim/testsuite/frv/tilt.cgs
index 4d596b01b9f..4d596b01b9f 100644
--- a/sim/testsuite/sim/frv/tilt.cgs
+++ b/sim/testsuite/frv/tilt.cgs
diff --git a/sim/testsuite/sim/frv/tin.cgs b/sim/testsuite/frv/tin.cgs
index f55c921c012..f55c921c012 100644
--- a/sim/testsuite/sim/frv/tin.cgs
+++ b/sim/testsuite/frv/tin.cgs
diff --git a/sim/testsuite/sim/frv/tinc.cgs b/sim/testsuite/frv/tinc.cgs
index 8e99e31531f..8e99e31531f 100644
--- a/sim/testsuite/sim/frv/tinc.cgs
+++ b/sim/testsuite/frv/tinc.cgs
diff --git a/sim/testsuite/sim/frv/tine.cgs b/sim/testsuite/frv/tine.cgs
index d7e8b005416..d7e8b005416 100644
--- a/sim/testsuite/sim/frv/tine.cgs
+++ b/sim/testsuite/frv/tine.cgs
diff --git a/sim/testsuite/sim/frv/tino.cgs b/sim/testsuite/frv/tino.cgs
index 65a2d6d2835..65a2d6d2835 100644
--- a/sim/testsuite/sim/frv/tino.cgs
+++ b/sim/testsuite/frv/tino.cgs
diff --git a/sim/testsuite/sim/frv/tinv.cgs b/sim/testsuite/frv/tinv.cgs
index 7ec34a42271..7ec34a42271 100644
--- a/sim/testsuite/sim/frv/tinv.cgs
+++ b/sim/testsuite/frv/tinv.cgs
diff --git a/sim/testsuite/sim/frv/tip.cgs b/sim/testsuite/frv/tip.cgs
index 835342292f4..835342292f4 100644
--- a/sim/testsuite/sim/frv/tip.cgs
+++ b/sim/testsuite/frv/tip.cgs
diff --git a/sim/testsuite/sim/frv/tira.cgs b/sim/testsuite/frv/tira.cgs
index bd3139e628d..bd3139e628d 100644
--- a/sim/testsuite/sim/frv/tira.cgs
+++ b/sim/testsuite/frv/tira.cgs
diff --git a/sim/testsuite/sim/frv/tiv.cgs b/sim/testsuite/frv/tiv.cgs
index 84a25762eb7..84a25762eb7 100644
--- a/sim/testsuite/sim/frv/tiv.cgs
+++ b/sim/testsuite/frv/tiv.cgs
diff --git a/sim/testsuite/sim/frv/tle.cgs b/sim/testsuite/frv/tle.cgs
index 1322821b60e..1322821b60e 100644
--- a/sim/testsuite/sim/frv/tle.cgs
+++ b/sim/testsuite/frv/tle.cgs
diff --git a/sim/testsuite/sim/frv/tls.cgs b/sim/testsuite/frv/tls.cgs
index 708e61735c0..708e61735c0 100644
--- a/sim/testsuite/sim/frv/tls.cgs
+++ b/sim/testsuite/frv/tls.cgs
diff --git a/sim/testsuite/sim/frv/tlt.cgs b/sim/testsuite/frv/tlt.cgs
index 12ee05b7f97..12ee05b7f97 100644
--- a/sim/testsuite/sim/frv/tlt.cgs
+++ b/sim/testsuite/frv/tlt.cgs
diff --git a/sim/testsuite/sim/frv/tn.cgs b/sim/testsuite/frv/tn.cgs
index 05b04240aa2..05b04240aa2 100644
--- a/sim/testsuite/sim/frv/tn.cgs
+++ b/sim/testsuite/frv/tn.cgs
diff --git a/sim/testsuite/sim/frv/tnc.cgs b/sim/testsuite/frv/tnc.cgs
index 808db3c2c95..808db3c2c95 100644
--- a/sim/testsuite/sim/frv/tnc.cgs
+++ b/sim/testsuite/frv/tnc.cgs
diff --git a/sim/testsuite/sim/frv/tne.cgs b/sim/testsuite/frv/tne.cgs
index 880188d2919..880188d2919 100644
--- a/sim/testsuite/sim/frv/tne.cgs
+++ b/sim/testsuite/frv/tne.cgs
diff --git a/sim/testsuite/sim/frv/tno.cgs b/sim/testsuite/frv/tno.cgs
index df499699367..df499699367 100644
--- a/sim/testsuite/sim/frv/tno.cgs
+++ b/sim/testsuite/frv/tno.cgs
diff --git a/sim/testsuite/sim/frv/tnv.cgs b/sim/testsuite/frv/tnv.cgs
index d7f9241b05b..d7f9241b05b 100644
--- a/sim/testsuite/sim/frv/tnv.cgs
+++ b/sim/testsuite/frv/tnv.cgs
diff --git a/sim/testsuite/sim/frv/tp.cgs b/sim/testsuite/frv/tp.cgs
index 2709e31cf2b..2709e31cf2b 100644
--- a/sim/testsuite/sim/frv/tp.cgs
+++ b/sim/testsuite/frv/tp.cgs
diff --git a/sim/testsuite/sim/frv/tra.cgs b/sim/testsuite/frv/tra.cgs
index 368c83acdca..368c83acdca 100644
--- a/sim/testsuite/sim/frv/tra.cgs
+++ b/sim/testsuite/frv/tra.cgs
diff --git a/sim/testsuite/sim/frv/tv.cgs b/sim/testsuite/frv/tv.cgs
index d173f2994e4..d173f2994e4 100644
--- a/sim/testsuite/sim/frv/tv.cgs
+++ b/sim/testsuite/frv/tv.cgs
diff --git a/sim/testsuite/sim/frv/udiv.cgs b/sim/testsuite/frv/udiv.cgs
index 35cfa8c84ab..35cfa8c84ab 100644
--- a/sim/testsuite/sim/frv/udiv.cgs
+++ b/sim/testsuite/frv/udiv.cgs
diff --git a/sim/testsuite/sim/frv/udivi.cgs b/sim/testsuite/frv/udivi.cgs
index 6a505900d07..6a505900d07 100644
--- a/sim/testsuite/sim/frv/udivi.cgs
+++ b/sim/testsuite/frv/udivi.cgs
diff --git a/sim/testsuite/sim/frv/umul.cgs b/sim/testsuite/frv/umul.cgs
index 6c612217036..6c612217036 100644
--- a/sim/testsuite/sim/frv/umul.cgs
+++ b/sim/testsuite/frv/umul.cgs
diff --git a/sim/testsuite/sim/frv/umulcc.cgs b/sim/testsuite/frv/umulcc.cgs
index c2b5cff0ea5..c2b5cff0ea5 100644
--- a/sim/testsuite/sim/frv/umulcc.cgs
+++ b/sim/testsuite/frv/umulcc.cgs
diff --git a/sim/testsuite/sim/frv/umuli.cgs b/sim/testsuite/frv/umuli.cgs
index 6f1b9c12211..6f1b9c12211 100644
--- a/sim/testsuite/sim/frv/umuli.cgs
+++ b/sim/testsuite/frv/umuli.cgs
diff --git a/sim/testsuite/sim/frv/umulicc.cgs b/sim/testsuite/frv/umulicc.cgs
index 0d0d0c1cd0c..0d0d0c1cd0c 100644
--- a/sim/testsuite/sim/frv/umulicc.cgs
+++ b/sim/testsuite/frv/umulicc.cgs
diff --git a/sim/testsuite/sim/frv/xor.cgs b/sim/testsuite/frv/xor.cgs
index 97310e440a7..97310e440a7 100644
--- a/sim/testsuite/sim/frv/xor.cgs
+++ b/sim/testsuite/frv/xor.cgs
diff --git a/sim/testsuite/sim/frv/xorcc.cgs b/sim/testsuite/frv/xorcc.cgs
index 9516b789153..9516b789153 100644
--- a/sim/testsuite/sim/frv/xorcc.cgs
+++ b/sim/testsuite/frv/xorcc.cgs
diff --git a/sim/testsuite/sim/frv/xorcr.cgs b/sim/testsuite/frv/xorcr.cgs
index bcb153bc97f..bcb153bc97f 100644
--- a/sim/testsuite/sim/frv/xorcr.cgs
+++ b/sim/testsuite/frv/xorcr.cgs
diff --git a/sim/testsuite/sim/frv/xori.cgs b/sim/testsuite/frv/xori.cgs
index ed26660faf8..ed26660faf8 100644
--- a/sim/testsuite/sim/frv/xori.cgs
+++ b/sim/testsuite/frv/xori.cgs
diff --git a/sim/testsuite/sim/frv/xoricc.cgs b/sim/testsuite/frv/xoricc.cgs
index b473620bbf1..b473620bbf1 100644
--- a/sim/testsuite/sim/frv/xoricc.cgs
+++ b/sim/testsuite/frv/xoricc.cgs
diff --git a/sim/testsuite/sim/ft32/ChangeLog b/sim/testsuite/ft32/ChangeLog
index cb1d2f4f895..cb1d2f4f895 100644
--- a/sim/testsuite/sim/ft32/ChangeLog
+++ b/sim/testsuite/ft32/ChangeLog
diff --git a/sim/testsuite/sim/ft32/allinsn.exp b/sim/testsuite/ft32/allinsn.exp
index 730b4223632..730b4223632 100644
--- a/sim/testsuite/sim/ft32/allinsn.exp
+++ b/sim/testsuite/ft32/allinsn.exp
diff --git a/sim/testsuite/sim/ft32/basic.s b/sim/testsuite/ft32/basic.s
index 62977c8820f..62977c8820f 100644
--- a/sim/testsuite/sim/ft32/basic.s
+++ b/sim/testsuite/ft32/basic.s
diff --git a/sim/testsuite/sim/ft32/testutils.inc b/sim/testsuite/ft32/testutils.inc
index c07811f6030..c07811f6030 100644
--- a/sim/testsuite/sim/ft32/testutils.inc
+++ b/sim/testsuite/ft32/testutils.inc
diff --git a/sim/testsuite/sim/h8300/ChangeLog b/sim/testsuite/h8300/ChangeLog
index 82128cc43ad..82128cc43ad 100644
--- a/sim/testsuite/sim/h8300/ChangeLog
+++ b/sim/testsuite/h8300/ChangeLog
diff --git a/sim/testsuite/sim/h8300/addb.s b/sim/testsuite/h8300/addb.s
index f1e4ebf7264..f1e4ebf7264 100644
--- a/sim/testsuite/sim/h8300/addb.s
+++ b/sim/testsuite/h8300/addb.s
diff --git a/sim/testsuite/sim/h8300/addl.s b/sim/testsuite/h8300/addl.s
index 586fcf64f24..586fcf64f24 100644
--- a/sim/testsuite/sim/h8300/addl.s
+++ b/sim/testsuite/h8300/addl.s
diff --git a/sim/testsuite/sim/h8300/adds.s b/sim/testsuite/h8300/adds.s
index 9789e87906a..9789e87906a 100644
--- a/sim/testsuite/sim/h8300/adds.s
+++ b/sim/testsuite/h8300/adds.s
diff --git a/sim/testsuite/sim/h8300/addw.s b/sim/testsuite/h8300/addw.s
index c38bf69f127..c38bf69f127 100644
--- a/sim/testsuite/sim/h8300/addw.s
+++ b/sim/testsuite/h8300/addw.s
diff --git a/sim/testsuite/sim/h8300/addx.s b/sim/testsuite/h8300/addx.s
index ef4e9d3b5cd..ef4e9d3b5cd 100644
--- a/sim/testsuite/sim/h8300/addx.s
+++ b/sim/testsuite/h8300/addx.s
diff --git a/sim/testsuite/sim/h8300/allinsn.exp b/sim/testsuite/h8300/allinsn.exp
index 68468f6bb10..68468f6bb10 100644
--- a/sim/testsuite/sim/h8300/allinsn.exp
+++ b/sim/testsuite/h8300/allinsn.exp
diff --git a/sim/testsuite/sim/h8300/andb.s b/sim/testsuite/h8300/andb.s
index 8f11805517d..8f11805517d 100644
--- a/sim/testsuite/sim/h8300/andb.s
+++ b/sim/testsuite/h8300/andb.s
diff --git a/sim/testsuite/sim/h8300/andl.s b/sim/testsuite/h8300/andl.s
index ac09edc1218..ac09edc1218 100644
--- a/sim/testsuite/sim/h8300/andl.s
+++ b/sim/testsuite/h8300/andl.s
diff --git a/sim/testsuite/sim/h8300/andw.s b/sim/testsuite/h8300/andw.s
index 42671790d7f..42671790d7f 100644
--- a/sim/testsuite/sim/h8300/andw.s
+++ b/sim/testsuite/h8300/andw.s
diff --git a/sim/testsuite/sim/h8300/band.s b/sim/testsuite/h8300/band.s
index 3c7e5a3aa4e..3c7e5a3aa4e 100644
--- a/sim/testsuite/sim/h8300/band.s
+++ b/sim/testsuite/h8300/band.s
diff --git a/sim/testsuite/sim/h8300/bfld.s b/sim/testsuite/h8300/bfld.s
index 7c55007b88e..7c55007b88e 100644
--- a/sim/testsuite/sim/h8300/bfld.s
+++ b/sim/testsuite/h8300/bfld.s
diff --git a/sim/testsuite/sim/h8300/biand.s b/sim/testsuite/h8300/biand.s
index c4cf285dbd0..c4cf285dbd0 100644
--- a/sim/testsuite/sim/h8300/biand.s
+++ b/sim/testsuite/h8300/biand.s
diff --git a/sim/testsuite/sim/h8300/bra.s b/sim/testsuite/h8300/bra.s
index 2ec10dc2f51..2ec10dc2f51 100644
--- a/sim/testsuite/sim/h8300/bra.s
+++ b/sim/testsuite/h8300/bra.s
diff --git a/sim/testsuite/sim/h8300/brabc.s b/sim/testsuite/h8300/brabc.s
index b9a08ea02ef..b9a08ea02ef 100644
--- a/sim/testsuite/sim/h8300/brabc.s
+++ b/sim/testsuite/h8300/brabc.s
diff --git a/sim/testsuite/sim/h8300/bset.s b/sim/testsuite/h8300/bset.s
index 0e16fc1f9d2..0e16fc1f9d2 100644
--- a/sim/testsuite/sim/h8300/bset.s
+++ b/sim/testsuite/h8300/bset.s
diff --git a/sim/testsuite/sim/h8300/cmpb.s b/sim/testsuite/h8300/cmpb.s
index 1a4f23c8b29..1a4f23c8b29 100644
--- a/sim/testsuite/sim/h8300/cmpb.s
+++ b/sim/testsuite/h8300/cmpb.s
diff --git a/sim/testsuite/sim/h8300/cmpl.s b/sim/testsuite/h8300/cmpl.s
index 55f235a2ee1..55f235a2ee1 100644
--- a/sim/testsuite/sim/h8300/cmpl.s
+++ b/sim/testsuite/h8300/cmpl.s
diff --git a/sim/testsuite/sim/h8300/cmpw.s b/sim/testsuite/h8300/cmpw.s
index 872c56c3ba1..872c56c3ba1 100644
--- a/sim/testsuite/sim/h8300/cmpw.s
+++ b/sim/testsuite/h8300/cmpw.s
diff --git a/sim/testsuite/sim/h8300/daa.s b/sim/testsuite/h8300/daa.s
index 5f81ebad491..5f81ebad491 100644
--- a/sim/testsuite/sim/h8300/daa.s
+++ b/sim/testsuite/h8300/daa.s
diff --git a/sim/testsuite/sim/h8300/das.s b/sim/testsuite/h8300/das.s
index 9317f198be3..9317f198be3 100644
--- a/sim/testsuite/sim/h8300/das.s
+++ b/sim/testsuite/h8300/das.s
diff --git a/sim/testsuite/sim/h8300/dec.s b/sim/testsuite/h8300/dec.s
index 122f3115a33..122f3115a33 100644
--- a/sim/testsuite/sim/h8300/dec.s
+++ b/sim/testsuite/h8300/dec.s
diff --git a/sim/testsuite/sim/h8300/div.s b/sim/testsuite/h8300/div.s
index fd53bafa62c..fd53bafa62c 100644
--- a/sim/testsuite/sim/h8300/div.s
+++ b/sim/testsuite/h8300/div.s
diff --git a/sim/testsuite/sim/h8300/extl.s b/sim/testsuite/h8300/extl.s
index 001f6d35457..001f6d35457 100644
--- a/sim/testsuite/sim/h8300/extl.s
+++ b/sim/testsuite/h8300/extl.s
diff --git a/sim/testsuite/sim/h8300/extw.s b/sim/testsuite/h8300/extw.s
index b1eb491b427..b1eb491b427 100644
--- a/sim/testsuite/sim/h8300/extw.s
+++ b/sim/testsuite/h8300/extw.s
diff --git a/sim/testsuite/sim/h8300/inc.s b/sim/testsuite/h8300/inc.s
index 69d2c3b6b4b..69d2c3b6b4b 100644
--- a/sim/testsuite/sim/h8300/inc.s
+++ b/sim/testsuite/h8300/inc.s
diff --git a/sim/testsuite/sim/h8300/jmp.s b/sim/testsuite/h8300/jmp.s
index 30a4b284caa..30a4b284caa 100644
--- a/sim/testsuite/sim/h8300/jmp.s
+++ b/sim/testsuite/h8300/jmp.s
diff --git a/sim/testsuite/sim/h8300/ldc.s b/sim/testsuite/h8300/ldc.s
index 3712a6c49ee..3712a6c49ee 100644
--- a/sim/testsuite/sim/h8300/ldc.s
+++ b/sim/testsuite/h8300/ldc.s
diff --git a/sim/testsuite/sim/h8300/ldm.s b/sim/testsuite/h8300/ldm.s
index c8162217064..c8162217064 100644
--- a/sim/testsuite/sim/h8300/ldm.s
+++ b/sim/testsuite/h8300/ldm.s
diff --git a/sim/testsuite/sim/h8300/mac.s b/sim/testsuite/h8300/mac.s
index d60fe30da29..d60fe30da29 100644
--- a/sim/testsuite/sim/h8300/mac.s
+++ b/sim/testsuite/h8300/mac.s
diff --git a/sim/testsuite/sim/h8300/mova.s b/sim/testsuite/h8300/mova.s
index a4bcfd6ee0b..a4bcfd6ee0b 100644
--- a/sim/testsuite/sim/h8300/mova.s
+++ b/sim/testsuite/h8300/mova.s
diff --git a/sim/testsuite/sim/h8300/movb.s b/sim/testsuite/h8300/movb.s
index 87dcdf3fc40..87dcdf3fc40 100644
--- a/sim/testsuite/sim/h8300/movb.s
+++ b/sim/testsuite/h8300/movb.s
diff --git a/sim/testsuite/sim/h8300/movl.s b/sim/testsuite/h8300/movl.s
index dcc392227e6..dcc392227e6 100644
--- a/sim/testsuite/sim/h8300/movl.s
+++ b/sim/testsuite/h8300/movl.s
diff --git a/sim/testsuite/sim/h8300/movmd.s b/sim/testsuite/h8300/movmd.s
index fefdc3365be..fefdc3365be 100644
--- a/sim/testsuite/sim/h8300/movmd.s
+++ b/sim/testsuite/h8300/movmd.s
diff --git a/sim/testsuite/sim/h8300/movsd.s b/sim/testsuite/h8300/movsd.s
index 2689c531298..2689c531298 100644
--- a/sim/testsuite/sim/h8300/movsd.s
+++ b/sim/testsuite/h8300/movsd.s
diff --git a/sim/testsuite/sim/h8300/movw.s b/sim/testsuite/h8300/movw.s
index b8b09ea8baa..b8b09ea8baa 100644
--- a/sim/testsuite/sim/h8300/movw.s
+++ b/sim/testsuite/h8300/movw.s
diff --git a/sim/testsuite/sim/h8300/mul.s b/sim/testsuite/h8300/mul.s
index 02b9e9f846d..02b9e9f846d 100644
--- a/sim/testsuite/sim/h8300/mul.s
+++ b/sim/testsuite/h8300/mul.s
diff --git a/sim/testsuite/sim/h8300/neg.s b/sim/testsuite/h8300/neg.s
index de82476068b..de82476068b 100644
--- a/sim/testsuite/sim/h8300/neg.s
+++ b/sim/testsuite/h8300/neg.s
diff --git a/sim/testsuite/sim/h8300/nop.s b/sim/testsuite/h8300/nop.s
index 1d63b67fca9..1d63b67fca9 100644
--- a/sim/testsuite/sim/h8300/nop.s
+++ b/sim/testsuite/h8300/nop.s
diff --git a/sim/testsuite/sim/h8300/not.s b/sim/testsuite/h8300/not.s
index 862c2b22ef1..862c2b22ef1 100644
--- a/sim/testsuite/sim/h8300/not.s
+++ b/sim/testsuite/h8300/not.s
diff --git a/sim/testsuite/sim/h8300/orb.s b/sim/testsuite/h8300/orb.s
index 72da8e63a37..72da8e63a37 100644
--- a/sim/testsuite/sim/h8300/orb.s
+++ b/sim/testsuite/h8300/orb.s
diff --git a/sim/testsuite/sim/h8300/orl.s b/sim/testsuite/h8300/orl.s
index 03c3f2228b5..03c3f2228b5 100644
--- a/sim/testsuite/sim/h8300/orl.s
+++ b/sim/testsuite/h8300/orl.s
diff --git a/sim/testsuite/sim/h8300/orw.s b/sim/testsuite/h8300/orw.s
index 32eef4559e8..32eef4559e8 100644
--- a/sim/testsuite/sim/h8300/orw.s
+++ b/sim/testsuite/h8300/orw.s
diff --git a/sim/testsuite/sim/h8300/rotl.s b/sim/testsuite/h8300/rotl.s
index 1978c2d5572..1978c2d5572 100644
--- a/sim/testsuite/sim/h8300/rotl.s
+++ b/sim/testsuite/h8300/rotl.s
diff --git a/sim/testsuite/sim/h8300/rotr.s b/sim/testsuite/h8300/rotr.s
index 658ef821f0e..658ef821f0e 100644
--- a/sim/testsuite/sim/h8300/rotr.s
+++ b/sim/testsuite/h8300/rotr.s
diff --git a/sim/testsuite/sim/h8300/rotxl.s b/sim/testsuite/h8300/rotxl.s
index d0ff4a3fb79..d0ff4a3fb79 100644
--- a/sim/testsuite/sim/h8300/rotxl.s
+++ b/sim/testsuite/h8300/rotxl.s
diff --git a/sim/testsuite/sim/h8300/rotxr.s b/sim/testsuite/h8300/rotxr.s
index 31a351fb23f..31a351fb23f 100644
--- a/sim/testsuite/sim/h8300/rotxr.s
+++ b/sim/testsuite/h8300/rotxr.s
diff --git a/sim/testsuite/sim/h8300/shal.s b/sim/testsuite/h8300/shal.s
index 5d930d9da63..5d930d9da63 100644
--- a/sim/testsuite/sim/h8300/shal.s
+++ b/sim/testsuite/h8300/shal.s
diff --git a/sim/testsuite/sim/h8300/shar.s b/sim/testsuite/h8300/shar.s
index 6b182aa01ce..6b182aa01ce 100644
--- a/sim/testsuite/sim/h8300/shar.s
+++ b/sim/testsuite/h8300/shar.s
diff --git a/sim/testsuite/sim/h8300/shll.s b/sim/testsuite/h8300/shll.s
index f21a60b81f2..f21a60b81f2 100644
--- a/sim/testsuite/sim/h8300/shll.s
+++ b/sim/testsuite/h8300/shll.s
diff --git a/sim/testsuite/sim/h8300/shlr.s b/sim/testsuite/h8300/shlr.s
index c9f6a08bc83..c9f6a08bc83 100644
--- a/sim/testsuite/sim/h8300/shlr.s
+++ b/sim/testsuite/h8300/shlr.s
diff --git a/sim/testsuite/sim/h8300/stack.s b/sim/testsuite/h8300/stack.s
index dd53445003e..dd53445003e 100644
--- a/sim/testsuite/sim/h8300/stack.s
+++ b/sim/testsuite/h8300/stack.s
diff --git a/sim/testsuite/sim/h8300/stc.s b/sim/testsuite/h8300/stc.s
index 232bd5a96eb..232bd5a96eb 100644
--- a/sim/testsuite/sim/h8300/stc.s
+++ b/sim/testsuite/h8300/stc.s
diff --git a/sim/testsuite/sim/h8300/subb.s b/sim/testsuite/h8300/subb.s
index 01832948e80..01832948e80 100644
--- a/sim/testsuite/sim/h8300/subb.s
+++ b/sim/testsuite/h8300/subb.s
diff --git a/sim/testsuite/sim/h8300/subl.s b/sim/testsuite/h8300/subl.s
index 7f62f11a325..7f62f11a325 100644
--- a/sim/testsuite/sim/h8300/subl.s
+++ b/sim/testsuite/h8300/subl.s
diff --git a/sim/testsuite/sim/h8300/subs.s b/sim/testsuite/h8300/subs.s
index 1bb5eea754d..1bb5eea754d 100644
--- a/sim/testsuite/sim/h8300/subs.s
+++ b/sim/testsuite/h8300/subs.s
diff --git a/sim/testsuite/sim/h8300/subw.s b/sim/testsuite/h8300/subw.s
index 23702507063..23702507063 100644
--- a/sim/testsuite/sim/h8300/subw.s
+++ b/sim/testsuite/h8300/subw.s
diff --git a/sim/testsuite/sim/h8300/subx.s b/sim/testsuite/h8300/subx.s
index 78656bc2fd8..78656bc2fd8 100644
--- a/sim/testsuite/sim/h8300/subx.s
+++ b/sim/testsuite/h8300/subx.s
diff --git a/sim/testsuite/sim/h8300/tas.s b/sim/testsuite/h8300/tas.s
index 60bea920023..60bea920023 100644
--- a/sim/testsuite/sim/h8300/tas.s
+++ b/sim/testsuite/h8300/tas.s
diff --git a/sim/testsuite/sim/h8300/testutils.inc b/sim/testsuite/h8300/testutils.inc
index 9c2c27a8d78..9c2c27a8d78 100644
--- a/sim/testsuite/sim/h8300/testutils.inc
+++ b/sim/testsuite/h8300/testutils.inc
diff --git a/sim/testsuite/sim/h8300/xorb.s b/sim/testsuite/h8300/xorb.s
index 337c3968a47..337c3968a47 100644
--- a/sim/testsuite/sim/h8300/xorb.s
+++ b/sim/testsuite/h8300/xorb.s
diff --git a/sim/testsuite/sim/h8300/xorl.s b/sim/testsuite/h8300/xorl.s
index 67b2e49fb0d..67b2e49fb0d 100644
--- a/sim/testsuite/sim/h8300/xorl.s
+++ b/sim/testsuite/h8300/xorl.s
diff --git a/sim/testsuite/sim/h8300/xorw.s b/sim/testsuite/h8300/xorw.s
index 3c5e5b868e4..3c5e5b868e4 100644
--- a/sim/testsuite/sim/h8300/xorw.s
+++ b/sim/testsuite/h8300/xorw.s
diff --git a/sim/testsuite/sim/iq2000/ChangeLog b/sim/testsuite/iq2000/ChangeLog
index d3f8b9dffcf..d3f8b9dffcf 100644
--- a/sim/testsuite/sim/iq2000/ChangeLog
+++ b/sim/testsuite/iq2000/ChangeLog
diff --git a/sim/testsuite/sim/iq2000/allinsn.exp b/sim/testsuite/iq2000/allinsn.exp
index 38eee9b277f..38eee9b277f 100644
--- a/sim/testsuite/sim/iq2000/allinsn.exp
+++ b/sim/testsuite/iq2000/allinsn.exp
diff --git a/sim/testsuite/sim/iq2000/pass.s b/sim/testsuite/iq2000/pass.s
index 4bb07cb4485..4bb07cb4485 100644
--- a/sim/testsuite/sim/iq2000/pass.s
+++ b/sim/testsuite/iq2000/pass.s
diff --git a/sim/testsuite/sim/iq2000/testutils.inc b/sim/testsuite/iq2000/testutils.inc
index 0e0dabd2616..0e0dabd2616 100644
--- a/sim/testsuite/sim/iq2000/testutils.inc
+++ b/sim/testsuite/iq2000/testutils.inc
diff --git a/sim/testsuite/sim/lm32/ChangeLog b/sim/testsuite/lm32/ChangeLog
index d3f8b9dffcf..d3f8b9dffcf 100644
--- a/sim/testsuite/sim/lm32/ChangeLog
+++ b/sim/testsuite/lm32/ChangeLog
diff --git a/sim/testsuite/sim/lm32/allinsn.exp b/sim/testsuite/lm32/allinsn.exp
index 61744985f6c..61744985f6c 100644
--- a/sim/testsuite/sim/lm32/allinsn.exp
+++ b/sim/testsuite/lm32/allinsn.exp
diff --git a/sim/testsuite/sim/lm32/pass.s b/sim/testsuite/lm32/pass.s
index 3154b2bbe70..3154b2bbe70 100644
--- a/sim/testsuite/sim/lm32/pass.s
+++ b/sim/testsuite/lm32/pass.s
diff --git a/sim/testsuite/sim/lm32/testutils.inc b/sim/testsuite/lm32/testutils.inc
index 0f62e3a376c..0f62e3a376c 100644
--- a/sim/testsuite/sim/lm32/testutils.inc
+++ b/sim/testsuite/lm32/testutils.inc
diff --git a/sim/testsuite/sim/m32c/ChangeLog b/sim/testsuite/m32c/ChangeLog
index 84379196561..84379196561 100644
--- a/sim/testsuite/sim/m32c/ChangeLog
+++ b/sim/testsuite/m32c/ChangeLog
diff --git a/sim/testsuite/sim/m32c/allinsn.exp b/sim/testsuite/m32c/allinsn.exp
index fb5ccca282e..fb5ccca282e 100644
--- a/sim/testsuite/sim/m32c/allinsn.exp
+++ b/sim/testsuite/m32c/allinsn.exp
diff --git a/sim/testsuite/sim/m32c/blinky.s b/sim/testsuite/m32c/blinky.s
index 1dbad97c9b0..1dbad97c9b0 100644
--- a/sim/testsuite/sim/m32c/blinky.s
+++ b/sim/testsuite/m32c/blinky.s
diff --git a/sim/testsuite/sim/m32c/fail.s b/sim/testsuite/m32c/fail.s
index 5066bce47f2..5066bce47f2 100644
--- a/sim/testsuite/sim/m32c/fail.s
+++ b/sim/testsuite/m32c/fail.s
diff --git a/sim/testsuite/sim/m32c/gloss.s b/sim/testsuite/m32c/gloss.s
index ce0377412b2..ce0377412b2 100644
--- a/sim/testsuite/sim/m32c/gloss.s
+++ b/sim/testsuite/m32c/gloss.s
diff --git a/sim/testsuite/sim/m32c/pass.s b/sim/testsuite/m32c/pass.s
index 9f39ac09bc4..9f39ac09bc4 100644
--- a/sim/testsuite/sim/m32c/pass.s
+++ b/sim/testsuite/m32c/pass.s
diff --git a/sim/testsuite/sim/m32c/sample.ld b/sim/testsuite/m32c/sample.ld
index 112012a9df0..112012a9df0 100644
--- a/sim/testsuite/sim/m32c/sample.ld
+++ b/sim/testsuite/m32c/sample.ld
diff --git a/sim/testsuite/sim/m32c/sample.s b/sim/testsuite/m32c/sample.s
index 14b0548e449..14b0548e449 100644
--- a/sim/testsuite/sim/m32c/sample.s
+++ b/sim/testsuite/m32c/sample.s
diff --git a/sim/testsuite/sim/m32c/sample2.c b/sim/testsuite/m32c/sample2.c
index 3b8f05562fd..3b8f05562fd 100644
--- a/sim/testsuite/sim/m32c/sample2.c
+++ b/sim/testsuite/m32c/sample2.c
diff --git a/sim/testsuite/sim/m32c/testutils.inc b/sim/testsuite/m32c/testutils.inc
index fa6f5a9d0c7..fa6f5a9d0c7 100644
--- a/sim/testsuite/sim/m32c/testutils.inc
+++ b/sim/testsuite/m32c/testutils.inc
diff --git a/sim/testsuite/sim/m32r/ChangeLog b/sim/testsuite/m32r/ChangeLog
index 3e6dbf713a3..3e6dbf713a3 100644
--- a/sim/testsuite/sim/m32r/ChangeLog
+++ b/sim/testsuite/m32r/ChangeLog
diff --git a/sim/testsuite/sim/m32r/add.cgs b/sim/testsuite/m32r/add.cgs
index 8ed2b3a2ad3..8ed2b3a2ad3 100644
--- a/sim/testsuite/sim/m32r/add.cgs
+++ b/sim/testsuite/m32r/add.cgs
diff --git a/sim/testsuite/sim/m32r/add3.cgs b/sim/testsuite/m32r/add3.cgs
index d1cc8480ad4..d1cc8480ad4 100644
--- a/sim/testsuite/sim/m32r/add3.cgs
+++ b/sim/testsuite/m32r/add3.cgs
diff --git a/sim/testsuite/sim/m32r/addi.cgs b/sim/testsuite/m32r/addi.cgs
index 1448d0d2e2b..1448d0d2e2b 100644
--- a/sim/testsuite/sim/m32r/addi.cgs
+++ b/sim/testsuite/m32r/addi.cgs
diff --git a/sim/testsuite/sim/m32r/addv.cgs b/sim/testsuite/m32r/addv.cgs
index 704be83c914..704be83c914 100644
--- a/sim/testsuite/sim/m32r/addv.cgs
+++ b/sim/testsuite/m32r/addv.cgs
diff --git a/sim/testsuite/sim/m32r/addv3.cgs b/sim/testsuite/m32r/addv3.cgs
index a8c0a108561..a8c0a108561 100644
--- a/sim/testsuite/sim/m32r/addv3.cgs
+++ b/sim/testsuite/m32r/addv3.cgs
diff --git a/sim/testsuite/sim/m32r/addx.cgs b/sim/testsuite/m32r/addx.cgs
index 630e3dbe15a..630e3dbe15a 100644
--- a/sim/testsuite/sim/m32r/addx.cgs
+++ b/sim/testsuite/m32r/addx.cgs
diff --git a/sim/testsuite/sim/m32r/allinsn.exp b/sim/testsuite/m32r/allinsn.exp
index 8eed80f91d6..8eed80f91d6 100644
--- a/sim/testsuite/sim/m32r/allinsn.exp
+++ b/sim/testsuite/m32r/allinsn.exp
diff --git a/sim/testsuite/sim/m32r/and.cgs b/sim/testsuite/m32r/and.cgs
index 1c268855411..1c268855411 100644
--- a/sim/testsuite/sim/m32r/and.cgs
+++ b/sim/testsuite/m32r/and.cgs
diff --git a/sim/testsuite/sim/m32r/and3.cgs b/sim/testsuite/m32r/and3.cgs
index 395de3028e9..395de3028e9 100644
--- a/sim/testsuite/sim/m32r/and3.cgs
+++ b/sim/testsuite/m32r/and3.cgs
diff --git a/sim/testsuite/sim/m32r/bc24.cgs b/sim/testsuite/m32r/bc24.cgs
index 6bb43334e8f..6bb43334e8f 100644
--- a/sim/testsuite/sim/m32r/bc24.cgs
+++ b/sim/testsuite/m32r/bc24.cgs
diff --git a/sim/testsuite/sim/m32r/bc8.cgs b/sim/testsuite/m32r/bc8.cgs
index ceb622c1661..ceb622c1661 100644
--- a/sim/testsuite/sim/m32r/bc8.cgs
+++ b/sim/testsuite/m32r/bc8.cgs
diff --git a/sim/testsuite/sim/m32r/beq.cgs b/sim/testsuite/m32r/beq.cgs
index c4d6d8bf0aa..c4d6d8bf0aa 100644
--- a/sim/testsuite/sim/m32r/beq.cgs
+++ b/sim/testsuite/m32r/beq.cgs
diff --git a/sim/testsuite/sim/m32r/beqz.cgs b/sim/testsuite/m32r/beqz.cgs
index 654737d3d46..654737d3d46 100644
--- a/sim/testsuite/sim/m32r/beqz.cgs
+++ b/sim/testsuite/m32r/beqz.cgs
diff --git a/sim/testsuite/sim/m32r/bgez.cgs b/sim/testsuite/m32r/bgez.cgs
index f7031f0edcb..f7031f0edcb 100644
--- a/sim/testsuite/sim/m32r/bgez.cgs
+++ b/sim/testsuite/m32r/bgez.cgs
diff --git a/sim/testsuite/sim/m32r/bgtz.cgs b/sim/testsuite/m32r/bgtz.cgs
index 6ab8989c7e0..6ab8989c7e0 100644
--- a/sim/testsuite/sim/m32r/bgtz.cgs
+++ b/sim/testsuite/m32r/bgtz.cgs
diff --git a/sim/testsuite/sim/m32r/bl24.cgs b/sim/testsuite/m32r/bl24.cgs
index fd6f0dd69d5..fd6f0dd69d5 100644
--- a/sim/testsuite/sim/m32r/bl24.cgs
+++ b/sim/testsuite/m32r/bl24.cgs
diff --git a/sim/testsuite/sim/m32r/bl8.cgs b/sim/testsuite/m32r/bl8.cgs
index d26369853b7..d26369853b7 100644
--- a/sim/testsuite/sim/m32r/bl8.cgs
+++ b/sim/testsuite/m32r/bl8.cgs
diff --git a/sim/testsuite/sim/m32r/blez.cgs b/sim/testsuite/m32r/blez.cgs
index e3d198d93ad..e3d198d93ad 100644
--- a/sim/testsuite/sim/m32r/blez.cgs
+++ b/sim/testsuite/m32r/blez.cgs
diff --git a/sim/testsuite/sim/m32r/bltz.cgs b/sim/testsuite/m32r/bltz.cgs
index c9377fcaab1..c9377fcaab1 100644
--- a/sim/testsuite/sim/m32r/bltz.cgs
+++ b/sim/testsuite/m32r/bltz.cgs
diff --git a/sim/testsuite/sim/m32r/bnc24.cgs b/sim/testsuite/m32r/bnc24.cgs
index 692d2d58436..692d2d58436 100644
--- a/sim/testsuite/sim/m32r/bnc24.cgs
+++ b/sim/testsuite/m32r/bnc24.cgs
diff --git a/sim/testsuite/sim/m32r/bnc8.cgs b/sim/testsuite/m32r/bnc8.cgs
index dae2613cc9f..dae2613cc9f 100644
--- a/sim/testsuite/sim/m32r/bnc8.cgs
+++ b/sim/testsuite/m32r/bnc8.cgs
diff --git a/sim/testsuite/sim/m32r/bne.cgs b/sim/testsuite/m32r/bne.cgs
index 5e1d7a6ecc5..5e1d7a6ecc5 100644
--- a/sim/testsuite/sim/m32r/bne.cgs
+++ b/sim/testsuite/m32r/bne.cgs
diff --git a/sim/testsuite/sim/m32r/bnez.cgs b/sim/testsuite/m32r/bnez.cgs
index 9f102895029..9f102895029 100644
--- a/sim/testsuite/sim/m32r/bnez.cgs
+++ b/sim/testsuite/m32r/bnez.cgs
diff --git a/sim/testsuite/sim/m32r/bra24.cgs b/sim/testsuite/m32r/bra24.cgs
index d62d2bf0ec3..d62d2bf0ec3 100644
--- a/sim/testsuite/sim/m32r/bra24.cgs
+++ b/sim/testsuite/m32r/bra24.cgs
diff --git a/sim/testsuite/sim/m32r/bra8.cgs b/sim/testsuite/m32r/bra8.cgs
index f5f50ad2d93..f5f50ad2d93 100644
--- a/sim/testsuite/sim/m32r/bra8.cgs
+++ b/sim/testsuite/m32r/bra8.cgs
diff --git a/sim/testsuite/sim/m32r/cmp.cgs b/sim/testsuite/m32r/cmp.cgs
index 6ea67206218..6ea67206218 100644
--- a/sim/testsuite/sim/m32r/cmp.cgs
+++ b/sim/testsuite/m32r/cmp.cgs
diff --git a/sim/testsuite/sim/m32r/cmpi.cgs b/sim/testsuite/m32r/cmpi.cgs
index af11283d68d..af11283d68d 100644
--- a/sim/testsuite/sim/m32r/cmpi.cgs
+++ b/sim/testsuite/m32r/cmpi.cgs
diff --git a/sim/testsuite/sim/m32r/cmpu.cgs b/sim/testsuite/m32r/cmpu.cgs
index e0b4ef10180..e0b4ef10180 100644
--- a/sim/testsuite/sim/m32r/cmpu.cgs
+++ b/sim/testsuite/m32r/cmpu.cgs
diff --git a/sim/testsuite/sim/m32r/cmpui.cgs b/sim/testsuite/m32r/cmpui.cgs
index aa30207d933..aa30207d933 100644
--- a/sim/testsuite/sim/m32r/cmpui.cgs
+++ b/sim/testsuite/m32r/cmpui.cgs
diff --git a/sim/testsuite/sim/m32r/div.cgs b/sim/testsuite/m32r/div.cgs
index 733f3629680..733f3629680 100644
--- a/sim/testsuite/sim/m32r/div.cgs
+++ b/sim/testsuite/m32r/div.cgs
diff --git a/sim/testsuite/sim/m32r/divu.cgs b/sim/testsuite/m32r/divu.cgs
index 25342d5dccc..25342d5dccc 100644
--- a/sim/testsuite/sim/m32r/divu.cgs
+++ b/sim/testsuite/m32r/divu.cgs
diff --git a/sim/testsuite/sim/m32r/exit47.ms b/sim/testsuite/m32r/exit47.ms
index 20074f6e7b2..20074f6e7b2 100644
--- a/sim/testsuite/sim/m32r/exit47.ms
+++ b/sim/testsuite/m32r/exit47.ms
diff --git a/sim/testsuite/sim/m32r/hello.ms b/sim/testsuite/m32r/hello.ms
index 7ae22778001..7ae22778001 100644
--- a/sim/testsuite/sim/m32r/hello.ms
+++ b/sim/testsuite/m32r/hello.ms
diff --git a/sim/testsuite/sim/m32r/hw-trap.ms b/sim/testsuite/m32r/hw-trap.ms
index 2aa200b5d70..2aa200b5d70 100644
--- a/sim/testsuite/sim/m32r/hw-trap.ms
+++ b/sim/testsuite/m32r/hw-trap.ms
diff --git a/sim/testsuite/sim/m32r/jl.cgs b/sim/testsuite/m32r/jl.cgs
index a89c26a86bf..a89c26a86bf 100644
--- a/sim/testsuite/sim/m32r/jl.cgs
+++ b/sim/testsuite/m32r/jl.cgs
diff --git a/sim/testsuite/sim/m32r/jmp.cgs b/sim/testsuite/m32r/jmp.cgs
index ba0864a53f0..ba0864a53f0 100644
--- a/sim/testsuite/sim/m32r/jmp.cgs
+++ b/sim/testsuite/m32r/jmp.cgs
diff --git a/sim/testsuite/sim/m32r/ld-d.cgs b/sim/testsuite/m32r/ld-d.cgs
index 151743672b2..151743672b2 100644
--- a/sim/testsuite/sim/m32r/ld-d.cgs
+++ b/sim/testsuite/m32r/ld-d.cgs
diff --git a/sim/testsuite/sim/m32r/ld-plus.cgs b/sim/testsuite/m32r/ld-plus.cgs
index 5feaf62596e..5feaf62596e 100644
--- a/sim/testsuite/sim/m32r/ld-plus.cgs
+++ b/sim/testsuite/m32r/ld-plus.cgs
diff --git a/sim/testsuite/sim/m32r/ld.cgs b/sim/testsuite/m32r/ld.cgs
index ad0b86ff6d5..ad0b86ff6d5 100644
--- a/sim/testsuite/sim/m32r/ld.cgs
+++ b/sim/testsuite/m32r/ld.cgs
diff --git a/sim/testsuite/sim/m32r/ld24.cgs b/sim/testsuite/m32r/ld24.cgs
index 74b155518c8..74b155518c8 100644
--- a/sim/testsuite/sim/m32r/ld24.cgs
+++ b/sim/testsuite/m32r/ld24.cgs
diff --git a/sim/testsuite/sim/m32r/ldb-d.cgs b/sim/testsuite/m32r/ldb-d.cgs
index 4a1cebb1fc3..4a1cebb1fc3 100644
--- a/sim/testsuite/sim/m32r/ldb-d.cgs
+++ b/sim/testsuite/m32r/ldb-d.cgs
diff --git a/sim/testsuite/sim/m32r/ldb.cgs b/sim/testsuite/m32r/ldb.cgs
index 9b895450f08..9b895450f08 100644
--- a/sim/testsuite/sim/m32r/ldb.cgs
+++ b/sim/testsuite/m32r/ldb.cgs
diff --git a/sim/testsuite/sim/m32r/ldh-d.cgs b/sim/testsuite/m32r/ldh-d.cgs
index 0be0309b1ef..0be0309b1ef 100644
--- a/sim/testsuite/sim/m32r/ldh-d.cgs
+++ b/sim/testsuite/m32r/ldh-d.cgs
diff --git a/sim/testsuite/sim/m32r/ldh.cgs b/sim/testsuite/m32r/ldh.cgs
index 3d8db953d3d..3d8db953d3d 100644
--- a/sim/testsuite/sim/m32r/ldh.cgs
+++ b/sim/testsuite/m32r/ldh.cgs
diff --git a/sim/testsuite/sim/m32r/ldi16.cgs b/sim/testsuite/m32r/ldi16.cgs
index 478df1c1b32..478df1c1b32 100644
--- a/sim/testsuite/sim/m32r/ldi16.cgs
+++ b/sim/testsuite/m32r/ldi16.cgs
diff --git a/sim/testsuite/sim/m32r/ldi8.cgs b/sim/testsuite/m32r/ldi8.cgs
index 081e7a86f35..081e7a86f35 100644
--- a/sim/testsuite/sim/m32r/ldi8.cgs
+++ b/sim/testsuite/m32r/ldi8.cgs
diff --git a/sim/testsuite/sim/m32r/ldub-d.cgs b/sim/testsuite/m32r/ldub-d.cgs
index 7661071b820..7661071b820 100644
--- a/sim/testsuite/sim/m32r/ldub-d.cgs
+++ b/sim/testsuite/m32r/ldub-d.cgs
diff --git a/sim/testsuite/sim/m32r/ldub.cgs b/sim/testsuite/m32r/ldub.cgs
index 27913b51f59..27913b51f59 100644
--- a/sim/testsuite/sim/m32r/ldub.cgs
+++ b/sim/testsuite/m32r/ldub.cgs
diff --git a/sim/testsuite/sim/m32r/lduh-d.cgs b/sim/testsuite/m32r/lduh-d.cgs
index 96e294f0ec8..96e294f0ec8 100644
--- a/sim/testsuite/sim/m32r/lduh-d.cgs
+++ b/sim/testsuite/m32r/lduh-d.cgs
diff --git a/sim/testsuite/sim/m32r/lduh.cgs b/sim/testsuite/m32r/lduh.cgs
index a03bbee240d..a03bbee240d 100644
--- a/sim/testsuite/sim/m32r/lduh.cgs
+++ b/sim/testsuite/m32r/lduh.cgs
diff --git a/sim/testsuite/sim/m32r/lock.cgs b/sim/testsuite/m32r/lock.cgs
index 631525ebbbf..631525ebbbf 100644
--- a/sim/testsuite/sim/m32r/lock.cgs
+++ b/sim/testsuite/m32r/lock.cgs
diff --git a/sim/testsuite/sim/m32r/machi.cgs b/sim/testsuite/m32r/machi.cgs
index 2e2ef00294c..2e2ef00294c 100644
--- a/sim/testsuite/sim/m32r/machi.cgs
+++ b/sim/testsuite/m32r/machi.cgs
diff --git a/sim/testsuite/sim/m32r/maclo.cgs b/sim/testsuite/m32r/maclo.cgs
index 5d035394dc4..5d035394dc4 100644
--- a/sim/testsuite/sim/m32r/maclo.cgs
+++ b/sim/testsuite/m32r/maclo.cgs
diff --git a/sim/testsuite/sim/m32r/macwhi.cgs b/sim/testsuite/m32r/macwhi.cgs
index 9ee7a5b0bb9..9ee7a5b0bb9 100644
--- a/sim/testsuite/sim/m32r/macwhi.cgs
+++ b/sim/testsuite/m32r/macwhi.cgs
diff --git a/sim/testsuite/sim/m32r/macwlo.cgs b/sim/testsuite/m32r/macwlo.cgs
index a7ce4edac5c..a7ce4edac5c 100644
--- a/sim/testsuite/sim/m32r/macwlo.cgs
+++ b/sim/testsuite/m32r/macwlo.cgs
diff --git a/sim/testsuite/sim/m32r/misc.exp b/sim/testsuite/m32r/misc.exp
index 6ed5638ab29..6ed5638ab29 100644
--- a/sim/testsuite/sim/m32r/misc.exp
+++ b/sim/testsuite/m32r/misc.exp
diff --git a/sim/testsuite/sim/m32r/mul.cgs b/sim/testsuite/m32r/mul.cgs
index c78f24b8117..c78f24b8117 100644
--- a/sim/testsuite/sim/m32r/mul.cgs
+++ b/sim/testsuite/m32r/mul.cgs
diff --git a/sim/testsuite/sim/m32r/mulhi.cgs b/sim/testsuite/m32r/mulhi.cgs
index 77c103d6f36..77c103d6f36 100644
--- a/sim/testsuite/sim/m32r/mulhi.cgs
+++ b/sim/testsuite/m32r/mulhi.cgs
diff --git a/sim/testsuite/sim/m32r/mullo.cgs b/sim/testsuite/m32r/mullo.cgs
index 11aadff3794..11aadff3794 100644
--- a/sim/testsuite/sim/m32r/mullo.cgs
+++ b/sim/testsuite/m32r/mullo.cgs
diff --git a/sim/testsuite/sim/m32r/mulwhi.cgs b/sim/testsuite/m32r/mulwhi.cgs
index eb18562d9e7..eb18562d9e7 100644
--- a/sim/testsuite/sim/m32r/mulwhi.cgs
+++ b/sim/testsuite/m32r/mulwhi.cgs
diff --git a/sim/testsuite/sim/m32r/mulwlo.cgs b/sim/testsuite/m32r/mulwlo.cgs
index d22c26827cd..d22c26827cd 100644
--- a/sim/testsuite/sim/m32r/mulwlo.cgs
+++ b/sim/testsuite/m32r/mulwlo.cgs
diff --git a/sim/testsuite/sim/m32r/mv.cgs b/sim/testsuite/m32r/mv.cgs
index 694569535b7..694569535b7 100644
--- a/sim/testsuite/sim/m32r/mv.cgs
+++ b/sim/testsuite/m32r/mv.cgs
diff --git a/sim/testsuite/sim/m32r/mvfachi.cgs b/sim/testsuite/m32r/mvfachi.cgs
index 0222e1b9118..0222e1b9118 100644
--- a/sim/testsuite/sim/m32r/mvfachi.cgs
+++ b/sim/testsuite/m32r/mvfachi.cgs
diff --git a/sim/testsuite/sim/m32r/mvfaclo.cgs b/sim/testsuite/m32r/mvfaclo.cgs
index 0a88d849aee..0a88d849aee 100644
--- a/sim/testsuite/sim/m32r/mvfaclo.cgs
+++ b/sim/testsuite/m32r/mvfaclo.cgs
diff --git a/sim/testsuite/sim/m32r/mvfacmi.cgs b/sim/testsuite/m32r/mvfacmi.cgs
index 580bcae9890..580bcae9890 100644
--- a/sim/testsuite/sim/m32r/mvfacmi.cgs
+++ b/sim/testsuite/m32r/mvfacmi.cgs
diff --git a/sim/testsuite/sim/m32r/mvfc.cgs b/sim/testsuite/m32r/mvfc.cgs
index ca2470e1e2d..ca2470e1e2d 100644
--- a/sim/testsuite/sim/m32r/mvfc.cgs
+++ b/sim/testsuite/m32r/mvfc.cgs
diff --git a/sim/testsuite/sim/m32r/mvtachi.cgs b/sim/testsuite/m32r/mvtachi.cgs
index 6d596169557..6d596169557 100644
--- a/sim/testsuite/sim/m32r/mvtachi.cgs
+++ b/sim/testsuite/m32r/mvtachi.cgs
diff --git a/sim/testsuite/sim/m32r/mvtaclo.cgs b/sim/testsuite/m32r/mvtaclo.cgs
index baafd839acb..baafd839acb 100644
--- a/sim/testsuite/sim/m32r/mvtaclo.cgs
+++ b/sim/testsuite/m32r/mvtaclo.cgs
diff --git a/sim/testsuite/sim/m32r/mvtc.cgs b/sim/testsuite/m32r/mvtc.cgs
index 94780dfa11a..94780dfa11a 100644
--- a/sim/testsuite/sim/m32r/mvtc.cgs
+++ b/sim/testsuite/m32r/mvtc.cgs
diff --git a/sim/testsuite/sim/m32r/neg.cgs b/sim/testsuite/m32r/neg.cgs
index 6051efaf256..6051efaf256 100644
--- a/sim/testsuite/sim/m32r/neg.cgs
+++ b/sim/testsuite/m32r/neg.cgs
diff --git a/sim/testsuite/sim/m32r/nop.cgs b/sim/testsuite/m32r/nop.cgs
index e06d656f20e..e06d656f20e 100644
--- a/sim/testsuite/sim/m32r/nop.cgs
+++ b/sim/testsuite/m32r/nop.cgs
diff --git a/sim/testsuite/sim/m32r/not.cgs b/sim/testsuite/m32r/not.cgs
index e6ceb643ebf..e6ceb643ebf 100644
--- a/sim/testsuite/sim/m32r/not.cgs
+++ b/sim/testsuite/m32r/not.cgs
diff --git a/sim/testsuite/sim/m32r/or.cgs b/sim/testsuite/m32r/or.cgs
index 1b08bd0c2a7..1b08bd0c2a7 100644
--- a/sim/testsuite/sim/m32r/or.cgs
+++ b/sim/testsuite/m32r/or.cgs
diff --git a/sim/testsuite/sim/m32r/or3.cgs b/sim/testsuite/m32r/or3.cgs
index dc76ada9333..dc76ada9333 100644
--- a/sim/testsuite/sim/m32r/or3.cgs
+++ b/sim/testsuite/m32r/or3.cgs
diff --git a/sim/testsuite/sim/m32r/rac.cgs b/sim/testsuite/m32r/rac.cgs
index 35b9ae3cd91..35b9ae3cd91 100644
--- a/sim/testsuite/sim/m32r/rac.cgs
+++ b/sim/testsuite/m32r/rac.cgs
diff --git a/sim/testsuite/sim/m32r/rach.cgs b/sim/testsuite/m32r/rach.cgs
index c22469834f7..c22469834f7 100644
--- a/sim/testsuite/sim/m32r/rach.cgs
+++ b/sim/testsuite/m32r/rach.cgs
diff --git a/sim/testsuite/sim/m32r/rem.cgs b/sim/testsuite/m32r/rem.cgs
index 78c11cbcf90..78c11cbcf90 100644
--- a/sim/testsuite/sim/m32r/rem.cgs
+++ b/sim/testsuite/m32r/rem.cgs
diff --git a/sim/testsuite/sim/m32r/remu.cgs b/sim/testsuite/m32r/remu.cgs
index 36336306b27..36336306b27 100644
--- a/sim/testsuite/sim/m32r/remu.cgs
+++ b/sim/testsuite/m32r/remu.cgs
diff --git a/sim/testsuite/sim/m32r/rte.cgs b/sim/testsuite/m32r/rte.cgs
index b389fe15431..b389fe15431 100644
--- a/sim/testsuite/sim/m32r/rte.cgs
+++ b/sim/testsuite/m32r/rte.cgs
diff --git a/sim/testsuite/sim/m32r/seth.cgs b/sim/testsuite/m32r/seth.cgs
index aec3230a548..aec3230a548 100644
--- a/sim/testsuite/sim/m32r/seth.cgs
+++ b/sim/testsuite/m32r/seth.cgs
diff --git a/sim/testsuite/sim/m32r/sll.cgs b/sim/testsuite/m32r/sll.cgs
index fa3cfed8861..fa3cfed8861 100644
--- a/sim/testsuite/sim/m32r/sll.cgs
+++ b/sim/testsuite/m32r/sll.cgs
diff --git a/sim/testsuite/sim/m32r/sll3.cgs b/sim/testsuite/m32r/sll3.cgs
index ddd360cd111..ddd360cd111 100644
--- a/sim/testsuite/sim/m32r/sll3.cgs
+++ b/sim/testsuite/m32r/sll3.cgs
diff --git a/sim/testsuite/sim/m32r/slli.cgs b/sim/testsuite/m32r/slli.cgs
index eab77daa695..eab77daa695 100644
--- a/sim/testsuite/sim/m32r/slli.cgs
+++ b/sim/testsuite/m32r/slli.cgs
diff --git a/sim/testsuite/sim/m32r/sra.cgs b/sim/testsuite/m32r/sra.cgs
index 11671ed8658..11671ed8658 100644
--- a/sim/testsuite/sim/m32r/sra.cgs
+++ b/sim/testsuite/m32r/sra.cgs
diff --git a/sim/testsuite/sim/m32r/sra3.cgs b/sim/testsuite/m32r/sra3.cgs
index 0dd387adf46..0dd387adf46 100644
--- a/sim/testsuite/sim/m32r/sra3.cgs
+++ b/sim/testsuite/m32r/sra3.cgs
diff --git a/sim/testsuite/sim/m32r/srai.cgs b/sim/testsuite/m32r/srai.cgs
index 2a1569422a5..2a1569422a5 100644
--- a/sim/testsuite/sim/m32r/srai.cgs
+++ b/sim/testsuite/m32r/srai.cgs
diff --git a/sim/testsuite/sim/m32r/srl.cgs b/sim/testsuite/m32r/srl.cgs
index 8838c2fbd48..8838c2fbd48 100644
--- a/sim/testsuite/sim/m32r/srl.cgs
+++ b/sim/testsuite/m32r/srl.cgs
diff --git a/sim/testsuite/sim/m32r/srl3.cgs b/sim/testsuite/m32r/srl3.cgs
index a1dc4840f63..a1dc4840f63 100644
--- a/sim/testsuite/sim/m32r/srl3.cgs
+++ b/sim/testsuite/m32r/srl3.cgs
diff --git a/sim/testsuite/sim/m32r/srli.cgs b/sim/testsuite/m32r/srli.cgs
index f358a768a7f..f358a768a7f 100644
--- a/sim/testsuite/sim/m32r/srli.cgs
+++ b/sim/testsuite/m32r/srli.cgs
diff --git a/sim/testsuite/sim/m32r/st-d.cgs b/sim/testsuite/m32r/st-d.cgs
index e2668a05c04..e2668a05c04 100644
--- a/sim/testsuite/sim/m32r/st-d.cgs
+++ b/sim/testsuite/m32r/st-d.cgs
diff --git a/sim/testsuite/sim/m32r/st-minus.cgs b/sim/testsuite/m32r/st-minus.cgs
index fc90351c389..fc90351c389 100644
--- a/sim/testsuite/sim/m32r/st-minus.cgs
+++ b/sim/testsuite/m32r/st-minus.cgs
diff --git a/sim/testsuite/sim/m32r/st-plus.cgs b/sim/testsuite/m32r/st-plus.cgs
index 7bb4dd16fe7..7bb4dd16fe7 100644
--- a/sim/testsuite/sim/m32r/st-plus.cgs
+++ b/sim/testsuite/m32r/st-plus.cgs
diff --git a/sim/testsuite/sim/m32r/st.cgs b/sim/testsuite/m32r/st.cgs
index 9588b8c40c8..9588b8c40c8 100644
--- a/sim/testsuite/sim/m32r/st.cgs
+++ b/sim/testsuite/m32r/st.cgs
diff --git a/sim/testsuite/sim/m32r/stb-d.cgs b/sim/testsuite/m32r/stb-d.cgs
index 37c2d733d72..37c2d733d72 100644
--- a/sim/testsuite/sim/m32r/stb-d.cgs
+++ b/sim/testsuite/m32r/stb-d.cgs
diff --git a/sim/testsuite/sim/m32r/stb.cgs b/sim/testsuite/m32r/stb.cgs
index 01283169023..01283169023 100644
--- a/sim/testsuite/sim/m32r/stb.cgs
+++ b/sim/testsuite/m32r/stb.cgs
diff --git a/sim/testsuite/sim/m32r/sth-d.cgs b/sim/testsuite/m32r/sth-d.cgs
index 11aaa6d76c1..11aaa6d76c1 100644
--- a/sim/testsuite/sim/m32r/sth-d.cgs
+++ b/sim/testsuite/m32r/sth-d.cgs
diff --git a/sim/testsuite/sim/m32r/sth.cgs b/sim/testsuite/m32r/sth.cgs
index 1a10fde1ce3..1a10fde1ce3 100644
--- a/sim/testsuite/sim/m32r/sth.cgs
+++ b/sim/testsuite/m32r/sth.cgs
diff --git a/sim/testsuite/sim/m32r/sub.cgs b/sim/testsuite/m32r/sub.cgs
index 4d676e58083..4d676e58083 100644
--- a/sim/testsuite/sim/m32r/sub.cgs
+++ b/sim/testsuite/m32r/sub.cgs
diff --git a/sim/testsuite/sim/m32r/subv.cgs b/sim/testsuite/m32r/subv.cgs
index 9474766e55b..9474766e55b 100644
--- a/sim/testsuite/sim/m32r/subv.cgs
+++ b/sim/testsuite/m32r/subv.cgs
diff --git a/sim/testsuite/sim/m32r/subx.cgs b/sim/testsuite/m32r/subx.cgs
index e890fcfabd7..e890fcfabd7 100644
--- a/sim/testsuite/sim/m32r/subx.cgs
+++ b/sim/testsuite/m32r/subx.cgs
diff --git a/sim/testsuite/sim/m32r/testutils.inc b/sim/testsuite/m32r/testutils.inc
index 1d8822ae098..1d8822ae098 100644
--- a/sim/testsuite/sim/m32r/testutils.inc
+++ b/sim/testsuite/m32r/testutils.inc
diff --git a/sim/testsuite/sim/m32r/trap.cgs b/sim/testsuite/m32r/trap.cgs
index 59e136a0173..59e136a0173 100644
--- a/sim/testsuite/sim/m32r/trap.cgs
+++ b/sim/testsuite/m32r/trap.cgs
diff --git a/sim/testsuite/sim/m32r/unlock.cgs b/sim/testsuite/m32r/unlock.cgs
index 1a51b7ae4cf..1a51b7ae4cf 100644
--- a/sim/testsuite/sim/m32r/unlock.cgs
+++ b/sim/testsuite/m32r/unlock.cgs
diff --git a/sim/testsuite/sim/m32r/uread16.ms b/sim/testsuite/m32r/uread16.ms
index 550e99a2dfc..550e99a2dfc 100644
--- a/sim/testsuite/sim/m32r/uread16.ms
+++ b/sim/testsuite/m32r/uread16.ms
diff --git a/sim/testsuite/sim/m32r/uread32.ms b/sim/testsuite/m32r/uread32.ms
index 935c71624e4..935c71624e4 100644
--- a/sim/testsuite/sim/m32r/uread32.ms
+++ b/sim/testsuite/m32r/uread32.ms
diff --git a/sim/testsuite/sim/m32r/uwrite16.ms b/sim/testsuite/m32r/uwrite16.ms
index 11bfd6ee2a9..11bfd6ee2a9 100644
--- a/sim/testsuite/sim/m32r/uwrite16.ms
+++ b/sim/testsuite/m32r/uwrite16.ms
diff --git a/sim/testsuite/sim/m32r/uwrite32.ms b/sim/testsuite/m32r/uwrite32.ms
index 495a123b60e..495a123b60e 100644
--- a/sim/testsuite/sim/m32r/uwrite32.ms
+++ b/sim/testsuite/m32r/uwrite32.ms
diff --git a/sim/testsuite/sim/m32r/xor.cgs b/sim/testsuite/m32r/xor.cgs
index 254da798167..254da798167 100644
--- a/sim/testsuite/sim/m32r/xor.cgs
+++ b/sim/testsuite/m32r/xor.cgs
diff --git a/sim/testsuite/sim/m32r/xor3.cgs b/sim/testsuite/m32r/xor3.cgs
index eee7269f934..eee7269f934 100644
--- a/sim/testsuite/sim/m32r/xor3.cgs
+++ b/sim/testsuite/m32r/xor3.cgs
diff --git a/sim/testsuite/sim/m68hc11/ChangeLog b/sim/testsuite/m68hc11/ChangeLog
index d3f8b9dffcf..d3f8b9dffcf 100644
--- a/sim/testsuite/sim/m68hc11/ChangeLog
+++ b/sim/testsuite/m68hc11/ChangeLog
diff --git a/sim/testsuite/sim/m68hc11/allinsn.exp b/sim/testsuite/m68hc11/allinsn.exp
index db0cbd5d467..db0cbd5d467 100644
--- a/sim/testsuite/sim/m68hc11/allinsn.exp
+++ b/sim/testsuite/m68hc11/allinsn.exp
diff --git a/sim/testsuite/sim/m68hc11/pass.s b/sim/testsuite/m68hc11/pass.s
index 302a7fbf280..302a7fbf280 100644
--- a/sim/testsuite/sim/m68hc11/pass.s
+++ b/sim/testsuite/m68hc11/pass.s
diff --git a/sim/testsuite/sim/m68hc11/testutils.inc b/sim/testsuite/m68hc11/testutils.inc
index 3d30de2f274..3d30de2f274 100644
--- a/sim/testsuite/sim/m68hc11/testutils.inc
+++ b/sim/testsuite/m68hc11/testutils.inc
diff --git a/sim/testsuite/sim/mcore/ChangeLog b/sim/testsuite/mcore/ChangeLog
index b0e79088ae6..b0e79088ae6 100644
--- a/sim/testsuite/sim/mcore/ChangeLog
+++ b/sim/testsuite/mcore/ChangeLog
diff --git a/sim/testsuite/sim/mcore/allinsn.exp b/sim/testsuite/mcore/allinsn.exp
index 5921cfc2643..5921cfc2643 100644
--- a/sim/testsuite/sim/mcore/allinsn.exp
+++ b/sim/testsuite/mcore/allinsn.exp
diff --git a/sim/testsuite/sim/mcore/fail.s b/sim/testsuite/mcore/fail.s
index 10e3b23333b..10e3b23333b 100644
--- a/sim/testsuite/sim/mcore/fail.s
+++ b/sim/testsuite/mcore/fail.s
diff --git a/sim/testsuite/sim/mcore/pass.s b/sim/testsuite/mcore/pass.s
index 92fada0ef0a..92fada0ef0a 100644
--- a/sim/testsuite/sim/mcore/pass.s
+++ b/sim/testsuite/mcore/pass.s
diff --git a/sim/testsuite/sim/mcore/testutils.inc b/sim/testsuite/mcore/testutils.inc
index f5be06da663..f5be06da663 100644
--- a/sim/testsuite/sim/mcore/testutils.inc
+++ b/sim/testsuite/mcore/testutils.inc
diff --git a/sim/testsuite/sim/microblaze/ChangeLog b/sim/testsuite/microblaze/ChangeLog
index 2aa1f2cd791..2aa1f2cd791 100644
--- a/sim/testsuite/sim/microblaze/ChangeLog
+++ b/sim/testsuite/microblaze/ChangeLog
diff --git a/sim/testsuite/sim/microblaze/allinsn.exp b/sim/testsuite/microblaze/allinsn.exp
index f756914292c..f756914292c 100644
--- a/sim/testsuite/sim/microblaze/allinsn.exp
+++ b/sim/testsuite/microblaze/allinsn.exp
diff --git a/sim/testsuite/sim/microblaze/pass.s b/sim/testsuite/microblaze/pass.s
index 93ed92474f8..93ed92474f8 100644
--- a/sim/testsuite/sim/microblaze/pass.s
+++ b/sim/testsuite/microblaze/pass.s
diff --git a/sim/testsuite/sim/microblaze/testutils.inc b/sim/testsuite/microblaze/testutils.inc
index 158a3c5e783..158a3c5e783 100644
--- a/sim/testsuite/sim/microblaze/testutils.inc
+++ b/sim/testsuite/microblaze/testutils.inc
diff --git a/sim/testsuite/sim/mips/ChangeLog b/sim/testsuite/mips/ChangeLog
index ea954414193..ea954414193 100644
--- a/sim/testsuite/sim/mips/ChangeLog
+++ b/sim/testsuite/mips/ChangeLog
diff --git a/sim/testsuite/sim/mips/basic.exp b/sim/testsuite/mips/basic.exp
index f810741dbb7..f810741dbb7 100644
--- a/sim/testsuite/sim/mips/basic.exp
+++ b/sim/testsuite/mips/basic.exp
diff --git a/sim/testsuite/sim/mips/fpu64-ps-sb1.s b/sim/testsuite/mips/fpu64-ps-sb1.s
index a39d0799c0d..a39d0799c0d 100644
--- a/sim/testsuite/sim/mips/fpu64-ps-sb1.s
+++ b/sim/testsuite/mips/fpu64-ps-sb1.s
diff --git a/sim/testsuite/sim/mips/fpu64-ps.s b/sim/testsuite/mips/fpu64-ps.s
index ad493b8ac31..ad493b8ac31 100644
--- a/sim/testsuite/sim/mips/fpu64-ps.s
+++ b/sim/testsuite/mips/fpu64-ps.s
diff --git a/sim/testsuite/sim/mips/hilo-hazard-1.s b/sim/testsuite/mips/hilo-hazard-1.s
index f20c9390feb..f20c9390feb 100644
--- a/sim/testsuite/sim/mips/hilo-hazard-1.s
+++ b/sim/testsuite/mips/hilo-hazard-1.s
diff --git a/sim/testsuite/sim/mips/hilo-hazard-2.s b/sim/testsuite/mips/hilo-hazard-2.s
index 07b84d26780..07b84d26780 100644
--- a/sim/testsuite/sim/mips/hilo-hazard-2.s
+++ b/sim/testsuite/mips/hilo-hazard-2.s
diff --git a/sim/testsuite/sim/mips/hilo-hazard-3.s b/sim/testsuite/mips/hilo-hazard-3.s
index 1a0949db6e0..1a0949db6e0 100644
--- a/sim/testsuite/sim/mips/hilo-hazard-3.s
+++ b/sim/testsuite/mips/hilo-hazard-3.s
diff --git a/sim/testsuite/sim/mips/hilo-hazard-4.s b/sim/testsuite/mips/hilo-hazard-4.s
index fc010f8c595..fc010f8c595 100644
--- a/sim/testsuite/sim/mips/hilo-hazard-4.s
+++ b/sim/testsuite/mips/hilo-hazard-4.s
diff --git a/sim/testsuite/sim/mips/mdmx-ob-sb1.s b/sim/testsuite/mips/mdmx-ob-sb1.s
index c8409fc0b42..c8409fc0b42 100644
--- a/sim/testsuite/sim/mips/mdmx-ob-sb1.s
+++ b/sim/testsuite/mips/mdmx-ob-sb1.s
diff --git a/sim/testsuite/sim/mips/mdmx-ob.s b/sim/testsuite/mips/mdmx-ob.s
index 23759ae3854..23759ae3854 100644
--- a/sim/testsuite/sim/mips/mdmx-ob.s
+++ b/sim/testsuite/mips/mdmx-ob.s
diff --git a/sim/testsuite/sim/mips/mips32-dsp.s b/sim/testsuite/mips/mips32-dsp.s
index ade6bcffc22..ade6bcffc22 100644
--- a/sim/testsuite/sim/mips/mips32-dsp.s
+++ b/sim/testsuite/mips/mips32-dsp.s
diff --git a/sim/testsuite/sim/mips/mips32-dsp2.s b/sim/testsuite/mips/mips32-dsp2.s
index 8c8384e04b3..8c8384e04b3 100644
--- a/sim/testsuite/sim/mips/mips32-dsp2.s
+++ b/sim/testsuite/mips/mips32-dsp2.s
diff --git a/sim/testsuite/sim/mips/sanity.s b/sim/testsuite/mips/sanity.s
index 74551edd404..74551edd404 100644
--- a/sim/testsuite/sim/mips/sanity.s
+++ b/sim/testsuite/mips/sanity.s
diff --git a/sim/testsuite/sim/mips/testutils.inc b/sim/testsuite/mips/testutils.inc
index a0fcd0a7f08..a0fcd0a7f08 100644
--- a/sim/testsuite/sim/mips/testutils.inc
+++ b/sim/testsuite/mips/testutils.inc
diff --git a/sim/testsuite/sim/mips/utils-dsp.inc b/sim/testsuite/mips/utils-dsp.inc
index 936f691ea0f..936f691ea0f 100644
--- a/sim/testsuite/sim/mips/utils-dsp.inc
+++ b/sim/testsuite/mips/utils-dsp.inc
diff --git a/sim/testsuite/sim/mips/utils-fpu.inc b/sim/testsuite/mips/utils-fpu.inc
index 1cba87a9e96..1cba87a9e96 100644
--- a/sim/testsuite/sim/mips/utils-fpu.inc
+++ b/sim/testsuite/mips/utils-fpu.inc
diff --git a/sim/testsuite/sim/mips/utils-mdmx.inc b/sim/testsuite/mips/utils-mdmx.inc
index 62634ef6bb5..62634ef6bb5 100644
--- a/sim/testsuite/sim/mips/utils-mdmx.inc
+++ b/sim/testsuite/mips/utils-mdmx.inc
diff --git a/sim/testsuite/sim/mn10300/ChangeLog b/sim/testsuite/mn10300/ChangeLog
index d3f8b9dffcf..d3f8b9dffcf 100644
--- a/sim/testsuite/sim/mn10300/ChangeLog
+++ b/sim/testsuite/mn10300/ChangeLog
diff --git a/sim/testsuite/sim/mn10300/allinsn.exp b/sim/testsuite/mn10300/allinsn.exp
index f8431e7222e..f8431e7222e 100644
--- a/sim/testsuite/sim/mn10300/allinsn.exp
+++ b/sim/testsuite/mn10300/allinsn.exp
diff --git a/sim/testsuite/sim/mn10300/pass.s b/sim/testsuite/mn10300/pass.s
index b48fa4c97ea..b48fa4c97ea 100644
--- a/sim/testsuite/sim/mn10300/pass.s
+++ b/sim/testsuite/mn10300/pass.s
diff --git a/sim/testsuite/sim/mn10300/testutils.inc b/sim/testsuite/mn10300/testutils.inc
index 64188172667..64188172667 100644
--- a/sim/testsuite/sim/mn10300/testutils.inc
+++ b/sim/testsuite/mn10300/testutils.inc
diff --git a/sim/testsuite/sim/moxie/ChangeLog b/sim/testsuite/moxie/ChangeLog
index d3f8b9dffcf..d3f8b9dffcf 100644
--- a/sim/testsuite/sim/moxie/ChangeLog
+++ b/sim/testsuite/moxie/ChangeLog
diff --git a/sim/testsuite/sim/moxie/allinsn.exp b/sim/testsuite/moxie/allinsn.exp
index 1a6af8b37d4..1a6af8b37d4 100644
--- a/sim/testsuite/sim/moxie/allinsn.exp
+++ b/sim/testsuite/moxie/allinsn.exp
diff --git a/sim/testsuite/sim/moxie/pass.s b/sim/testsuite/moxie/pass.s
index 4d8e38553e5..4d8e38553e5 100644
--- a/sim/testsuite/sim/moxie/pass.s
+++ b/sim/testsuite/moxie/pass.s
diff --git a/sim/testsuite/sim/moxie/testutils.inc b/sim/testsuite/moxie/testutils.inc
index dbdcf7c7c49..dbdcf7c7c49 100644
--- a/sim/testsuite/sim/moxie/testutils.inc
+++ b/sim/testsuite/moxie/testutils.inc
diff --git a/sim/testsuite/sim/msp430/ChangeLog b/sim/testsuite/msp430/ChangeLog
index cd6b1952adc..cd6b1952adc 100644
--- a/sim/testsuite/sim/msp430/ChangeLog
+++ b/sim/testsuite/msp430/ChangeLog
diff --git a/sim/testsuite/sim/msp430/add.s b/sim/testsuite/msp430/add.s
index 76247edde84..76247edde84 100644
--- a/sim/testsuite/sim/msp430/add.s
+++ b/sim/testsuite/msp430/add.s
diff --git a/sim/testsuite/sim/msp430/allinsn.exp b/sim/testsuite/msp430/allinsn.exp
index affa8aedc2a..affa8aedc2a 100644
--- a/sim/testsuite/sim/msp430/allinsn.exp
+++ b/sim/testsuite/msp430/allinsn.exp
diff --git a/sim/testsuite/sim/msp430/mpyull_hwmult.s b/sim/testsuite/msp430/mpyull_hwmult.s
index 911fa115709..911fa115709 100644
--- a/sim/testsuite/sim/msp430/mpyull_hwmult.s
+++ b/sim/testsuite/msp430/mpyull_hwmult.s
diff --git a/sim/testsuite/sim/msp430/rrux.s b/sim/testsuite/msp430/rrux.s
index 07fc8d5a8db..07fc8d5a8db 100644
--- a/sim/testsuite/sim/msp430/rrux.s
+++ b/sim/testsuite/msp430/rrux.s
diff --git a/sim/testsuite/sim/msp430/testutils.inc b/sim/testsuite/msp430/testutils.inc
index 1ddef23f7f7..1ddef23f7f7 100644
--- a/sim/testsuite/sim/msp430/testutils.inc
+++ b/sim/testsuite/msp430/testutils.inc
diff --git a/sim/testsuite/sim/or1k/ChangeLog b/sim/testsuite/or1k/ChangeLog
index f5623809b9d..f5623809b9d 100644
--- a/sim/testsuite/sim/or1k/ChangeLog
+++ b/sim/testsuite/or1k/ChangeLog
diff --git a/sim/testsuite/sim/or1k/add.S b/sim/testsuite/or1k/add.S
index 2cff73d480e..2cff73d480e 100644
--- a/sim/testsuite/sim/or1k/add.S
+++ b/sim/testsuite/or1k/add.S
diff --git a/sim/testsuite/sim/or1k/adrp.S b/sim/testsuite/or1k/adrp.S
index c0883b6ef33..c0883b6ef33 100644
--- a/sim/testsuite/sim/or1k/adrp.S
+++ b/sim/testsuite/or1k/adrp.S
diff --git a/sim/testsuite/sim/or1k/alltests.exp b/sim/testsuite/or1k/alltests.exp
index dd08fbcf99b..dd08fbcf99b 100644
--- a/sim/testsuite/sim/or1k/alltests.exp
+++ b/sim/testsuite/or1k/alltests.exp
diff --git a/sim/testsuite/sim/or1k/and.S b/sim/testsuite/or1k/and.S
index 8003d381a8b..8003d381a8b 100644
--- a/sim/testsuite/sim/or1k/and.S
+++ b/sim/testsuite/or1k/and.S
diff --git a/sim/testsuite/sim/or1k/basic.S b/sim/testsuite/or1k/basic.S
index 02faebbb87c..02faebbb87c 100644
--- a/sim/testsuite/sim/or1k/basic.S
+++ b/sim/testsuite/or1k/basic.S
diff --git a/sim/testsuite/sim/or1k/div.S b/sim/testsuite/or1k/div.S
index dc73d734166..dc73d734166 100644
--- a/sim/testsuite/sim/or1k/div.S
+++ b/sim/testsuite/or1k/div.S
diff --git a/sim/testsuite/sim/or1k/ext.S b/sim/testsuite/or1k/ext.S
index e7e68f0c474..e7e68f0c474 100644
--- a/sim/testsuite/sim/or1k/ext.S
+++ b/sim/testsuite/or1k/ext.S
diff --git a/sim/testsuite/sim/or1k/find.S b/sim/testsuite/or1k/find.S
index 7713c17b112..7713c17b112 100644
--- a/sim/testsuite/sim/or1k/find.S
+++ b/sim/testsuite/or1k/find.S
diff --git a/sim/testsuite/sim/or1k/flag.S b/sim/testsuite/or1k/flag.S
index b614c1ae386..b614c1ae386 100644
--- a/sim/testsuite/sim/or1k/flag.S
+++ b/sim/testsuite/or1k/flag.S
diff --git a/sim/testsuite/sim/or1k/fpu-unordered.S b/sim/testsuite/or1k/fpu-unordered.S
index a4e65567b20..a4e65567b20 100644
--- a/sim/testsuite/sim/or1k/fpu-unordered.S
+++ b/sim/testsuite/or1k/fpu-unordered.S
diff --git a/sim/testsuite/sim/or1k/fpu.S b/sim/testsuite/or1k/fpu.S
index 9a164b11815..9a164b11815 100644
--- a/sim/testsuite/sim/or1k/fpu.S
+++ b/sim/testsuite/or1k/fpu.S
diff --git a/sim/testsuite/sim/or1k/fpu64a32-unordered.S b/sim/testsuite/or1k/fpu64a32-unordered.S
index 1966916a9d4..1966916a9d4 100644
--- a/sim/testsuite/sim/or1k/fpu64a32-unordered.S
+++ b/sim/testsuite/or1k/fpu64a32-unordered.S
diff --git a/sim/testsuite/sim/or1k/fpu64a32.S b/sim/testsuite/or1k/fpu64a32.S
index 319af4810df..319af4810df 100644
--- a/sim/testsuite/sim/or1k/fpu64a32.S
+++ b/sim/testsuite/or1k/fpu64a32.S
diff --git a/sim/testsuite/sim/or1k/jump.S b/sim/testsuite/or1k/jump.S
index 8181886e037..8181886e037 100644
--- a/sim/testsuite/sim/or1k/jump.S
+++ b/sim/testsuite/or1k/jump.S
diff --git a/sim/testsuite/sim/or1k/load.S b/sim/testsuite/or1k/load.S
index 3644a8751a0..3644a8751a0 100644
--- a/sim/testsuite/sim/or1k/load.S
+++ b/sim/testsuite/or1k/load.S
diff --git a/sim/testsuite/sim/or1k/mac.S b/sim/testsuite/or1k/mac.S
index c57a78f4fbe..c57a78f4fbe 100644
--- a/sim/testsuite/sim/or1k/mac.S
+++ b/sim/testsuite/or1k/mac.S
diff --git a/sim/testsuite/sim/or1k/mfspr.S b/sim/testsuite/or1k/mfspr.S
index 1aa74e195b6..1aa74e195b6 100644
--- a/sim/testsuite/sim/or1k/mfspr.S
+++ b/sim/testsuite/or1k/mfspr.S
diff --git a/sim/testsuite/sim/or1k/mul.S b/sim/testsuite/or1k/mul.S
index e126be8bdd5..e126be8bdd5 100644
--- a/sim/testsuite/sim/or1k/mul.S
+++ b/sim/testsuite/or1k/mul.S
diff --git a/sim/testsuite/sim/or1k/or.S b/sim/testsuite/or1k/or.S
index b20bec870b0..b20bec870b0 100644
--- a/sim/testsuite/sim/or1k/or.S
+++ b/sim/testsuite/or1k/or.S
diff --git a/sim/testsuite/sim/or1k/or1k-asm-test-env.h b/sim/testsuite/or1k/or1k-asm-test-env.h
index bbaeeebb6b8..bbaeeebb6b8 100644
--- a/sim/testsuite/sim/or1k/or1k-asm-test-env.h
+++ b/sim/testsuite/or1k/or1k-asm-test-env.h
diff --git a/sim/testsuite/sim/or1k/or1k-asm-test-helpers.h b/sim/testsuite/or1k/or1k-asm-test-helpers.h
index 699479ccc72..699479ccc72 100644
--- a/sim/testsuite/sim/or1k/or1k-asm-test-helpers.h
+++ b/sim/testsuite/or1k/or1k-asm-test-helpers.h
diff --git a/sim/testsuite/sim/or1k/or1k-asm-test.h b/sim/testsuite/or1k/or1k-asm-test.h
index 35256731c30..35256731c30 100644
--- a/sim/testsuite/sim/or1k/or1k-asm-test.h
+++ b/sim/testsuite/or1k/or1k-asm-test.h
diff --git a/sim/testsuite/sim/or1k/or1k-asm.h b/sim/testsuite/or1k/or1k-asm.h
index 37f44619974..37f44619974 100644
--- a/sim/testsuite/sim/or1k/or1k-asm.h
+++ b/sim/testsuite/or1k/or1k-asm.h
diff --git a/sim/testsuite/sim/or1k/or1k-test.ld b/sim/testsuite/or1k/or1k-test.ld
index fe6fd73860c..fe6fd73860c 100644
--- a/sim/testsuite/sim/or1k/or1k-test.ld
+++ b/sim/testsuite/or1k/or1k-test.ld
diff --git a/sim/testsuite/sim/or1k/ror.S b/sim/testsuite/or1k/ror.S
index ce47c126b57..ce47c126b57 100644
--- a/sim/testsuite/sim/or1k/ror.S
+++ b/sim/testsuite/or1k/ror.S
diff --git a/sim/testsuite/sim/or1k/shift.S b/sim/testsuite/or1k/shift.S
index a98da290d12..a98da290d12 100644
--- a/sim/testsuite/sim/or1k/shift.S
+++ b/sim/testsuite/or1k/shift.S
diff --git a/sim/testsuite/sim/or1k/spr-defs.h b/sim/testsuite/or1k/spr-defs.h
index f0ec5e780ea..f0ec5e780ea 100644
--- a/sim/testsuite/sim/or1k/spr-defs.h
+++ b/sim/testsuite/or1k/spr-defs.h
diff --git a/sim/testsuite/sim/or1k/sub.S b/sim/testsuite/or1k/sub.S
index 388614538a2..388614538a2 100644
--- a/sim/testsuite/sim/or1k/sub.S
+++ b/sim/testsuite/or1k/sub.S
diff --git a/sim/testsuite/sim/or1k/xor.S b/sim/testsuite/or1k/xor.S
index 2dc0ad82587..2dc0ad82587 100644
--- a/sim/testsuite/sim/or1k/xor.S
+++ b/sim/testsuite/or1k/xor.S
diff --git a/sim/testsuite/sim/pru/ChangeLog b/sim/testsuite/pru/ChangeLog
index 3d862d13da2..3d862d13da2 100644
--- a/sim/testsuite/sim/pru/ChangeLog
+++ b/sim/testsuite/pru/ChangeLog
diff --git a/sim/testsuite/sim/pru/add.s b/sim/testsuite/pru/add.s
index 89e6f13c31f..89e6f13c31f 100644
--- a/sim/testsuite/sim/pru/add.s
+++ b/sim/testsuite/pru/add.s
diff --git a/sim/testsuite/sim/pru/allinsn.exp b/sim/testsuite/pru/allinsn.exp
index d147f731c91..d147f731c91 100644
--- a/sim/testsuite/sim/pru/allinsn.exp
+++ b/sim/testsuite/pru/allinsn.exp
diff --git a/sim/testsuite/sim/pru/dmem-zero-pass.s b/sim/testsuite/pru/dmem-zero-pass.s
index 7206d2ff228..7206d2ff228 100644
--- a/sim/testsuite/sim/pru/dmem-zero-pass.s
+++ b/sim/testsuite/pru/dmem-zero-pass.s
diff --git a/sim/testsuite/sim/pru/dmem-zero-trap.s b/sim/testsuite/pru/dmem-zero-trap.s
index 58febb742ff..58febb742ff 100644
--- a/sim/testsuite/sim/pru/dmem-zero-trap.s
+++ b/sim/testsuite/pru/dmem-zero-trap.s
diff --git a/sim/testsuite/sim/pru/dram.s b/sim/testsuite/pru/dram.s
index 5f35633992b..5f35633992b 100644
--- a/sim/testsuite/sim/pru/dram.s
+++ b/sim/testsuite/pru/dram.s
diff --git a/sim/testsuite/sim/pru/jmp.s b/sim/testsuite/pru/jmp.s
index 9b2ec107a25..9b2ec107a25 100644
--- a/sim/testsuite/sim/pru/jmp.s
+++ b/sim/testsuite/pru/jmp.s
diff --git a/sim/testsuite/sim/pru/lmbd.s b/sim/testsuite/pru/lmbd.s
index 36e30869ec8..36e30869ec8 100644
--- a/sim/testsuite/sim/pru/lmbd.s
+++ b/sim/testsuite/pru/lmbd.s
diff --git a/sim/testsuite/sim/pru/loop-imm.s b/sim/testsuite/pru/loop-imm.s
index 4de04fa2b1e..4de04fa2b1e 100644
--- a/sim/testsuite/sim/pru/loop-imm.s
+++ b/sim/testsuite/pru/loop-imm.s
diff --git a/sim/testsuite/sim/pru/loop-reg.s b/sim/testsuite/pru/loop-reg.s
index 3fe6654f28e..3fe6654f28e 100644
--- a/sim/testsuite/sim/pru/loop-reg.s
+++ b/sim/testsuite/pru/loop-reg.s
diff --git a/sim/testsuite/sim/pru/mul.s b/sim/testsuite/pru/mul.s
index 7aacc41871a..7aacc41871a 100644
--- a/sim/testsuite/sim/pru/mul.s
+++ b/sim/testsuite/pru/mul.s
diff --git a/sim/testsuite/sim/pru/subreg.s b/sim/testsuite/pru/subreg.s
index 372f700301f..372f700301f 100644
--- a/sim/testsuite/sim/pru/subreg.s
+++ b/sim/testsuite/pru/subreg.s
diff --git a/sim/testsuite/sim/pru/testutils.inc b/sim/testsuite/pru/testutils.inc
index dfe63f33176..dfe63f33176 100644
--- a/sim/testsuite/sim/pru/testutils.inc
+++ b/sim/testsuite/pru/testutils.inc
diff --git a/sim/testsuite/sim/sh/ChangeLog b/sim/testsuite/sh/ChangeLog
index e3852f9eb91..e3852f9eb91 100644
--- a/sim/testsuite/sim/sh/ChangeLog
+++ b/sim/testsuite/sh/ChangeLog
diff --git a/sim/testsuite/sim/sh/add.s b/sim/testsuite/sh/add.s
index 95192518a84..95192518a84 100644
--- a/sim/testsuite/sim/sh/add.s
+++ b/sim/testsuite/sh/add.s
diff --git a/sim/testsuite/sim/sh/allinsn.exp b/sim/testsuite/sh/allinsn.exp
index 40d13929942..40d13929942 100644
--- a/sim/testsuite/sim/sh/allinsn.exp
+++ b/sim/testsuite/sh/allinsn.exp
diff --git a/sim/testsuite/sim/sh/and.s b/sim/testsuite/sh/and.s
index 00934473f97..00934473f97 100644
--- a/sim/testsuite/sim/sh/and.s
+++ b/sim/testsuite/sh/and.s
diff --git a/sim/testsuite/sim/sh/bandor.s b/sim/testsuite/sh/bandor.s
index 9ada4850696..9ada4850696 100644
--- a/sim/testsuite/sim/sh/bandor.s
+++ b/sim/testsuite/sh/bandor.s
diff --git a/sim/testsuite/sim/sh/bandornot.s b/sim/testsuite/sh/bandornot.s
index 1787d0d92fb..1787d0d92fb 100644
--- a/sim/testsuite/sim/sh/bandornot.s
+++ b/sim/testsuite/sh/bandornot.s
diff --git a/sim/testsuite/sim/sh/bclr.s b/sim/testsuite/sh/bclr.s
index cbe1c7e618d..cbe1c7e618d 100644
--- a/sim/testsuite/sim/sh/bclr.s
+++ b/sim/testsuite/sh/bclr.s
diff --git a/sim/testsuite/sim/sh/bld.s b/sim/testsuite/sh/bld.s
index 172718df676..172718df676 100644
--- a/sim/testsuite/sim/sh/bld.s
+++ b/sim/testsuite/sh/bld.s
diff --git a/sim/testsuite/sim/sh/bldnot.s b/sim/testsuite/sh/bldnot.s
index eda87def9c2..eda87def9c2 100644
--- a/sim/testsuite/sim/sh/bldnot.s
+++ b/sim/testsuite/sh/bldnot.s
diff --git a/sim/testsuite/sim/sh/bset.s b/sim/testsuite/sh/bset.s
index 13ae246e39c..13ae246e39c 100644
--- a/sim/testsuite/sim/sh/bset.s
+++ b/sim/testsuite/sh/bset.s
diff --git a/sim/testsuite/sim/sh/bst.s b/sim/testsuite/sh/bst.s
index e8b6d656ec3..e8b6d656ec3 100644
--- a/sim/testsuite/sim/sh/bst.s
+++ b/sim/testsuite/sh/bst.s
diff --git a/sim/testsuite/sim/sh/bxor.s b/sim/testsuite/sh/bxor.s
index abedd38eb09..abedd38eb09 100644
--- a/sim/testsuite/sim/sh/bxor.s
+++ b/sim/testsuite/sh/bxor.s
diff --git a/sim/testsuite/sim/sh/clip.s b/sim/testsuite/sh/clip.s
index 12770c381db..12770c381db 100644
--- a/sim/testsuite/sim/sh/clip.s
+++ b/sim/testsuite/sh/clip.s
diff --git a/sim/testsuite/sim/sh/div.s b/sim/testsuite/sh/div.s
index 8293c2117f1..8293c2117f1 100644
--- a/sim/testsuite/sim/sh/div.s
+++ b/sim/testsuite/sh/div.s
diff --git a/sim/testsuite/sim/sh/dmxy.s b/sim/testsuite/sh/dmxy.s
index 0e96963aee9..0e96963aee9 100644
--- a/sim/testsuite/sim/sh/dmxy.s
+++ b/sim/testsuite/sh/dmxy.s
diff --git a/sim/testsuite/sim/sh/fabs.s b/sim/testsuite/sh/fabs.s
index 1fb354e5922..1fb354e5922 100644
--- a/sim/testsuite/sim/sh/fabs.s
+++ b/sim/testsuite/sh/fabs.s
diff --git a/sim/testsuite/sim/sh/fadd.s b/sim/testsuite/sh/fadd.s
index 72431f0f871..72431f0f871 100644
--- a/sim/testsuite/sim/sh/fadd.s
+++ b/sim/testsuite/sh/fadd.s
diff --git a/sim/testsuite/sim/sh/fail.s b/sim/testsuite/sh/fail.s
index 0ffb0b2a6ff..0ffb0b2a6ff 100644
--- a/sim/testsuite/sim/sh/fail.s
+++ b/sim/testsuite/sh/fail.s
diff --git a/sim/testsuite/sim/sh/fcmpeq.s b/sim/testsuite/sh/fcmpeq.s
index 9c0ef57298e..9c0ef57298e 100644
--- a/sim/testsuite/sim/sh/fcmpeq.s
+++ b/sim/testsuite/sh/fcmpeq.s
diff --git a/sim/testsuite/sim/sh/fcmpgt.s b/sim/testsuite/sh/fcmpgt.s
index c6945bae377..c6945bae377 100644
--- a/sim/testsuite/sim/sh/fcmpgt.s
+++ b/sim/testsuite/sh/fcmpgt.s
diff --git a/sim/testsuite/sim/sh/fcnvds.s b/sim/testsuite/sh/fcnvds.s
index cffcb4940b8..cffcb4940b8 100644
--- a/sim/testsuite/sim/sh/fcnvds.s
+++ b/sim/testsuite/sh/fcnvds.s
diff --git a/sim/testsuite/sim/sh/fcnvsd.s b/sim/testsuite/sh/fcnvsd.s
index 6592540e4f1..6592540e4f1 100644
--- a/sim/testsuite/sim/sh/fcnvsd.s
+++ b/sim/testsuite/sh/fcnvsd.s
diff --git a/sim/testsuite/sim/sh/fdiv.s b/sim/testsuite/sh/fdiv.s
index 629e774bd67..629e774bd67 100644
--- a/sim/testsuite/sim/sh/fdiv.s
+++ b/sim/testsuite/sh/fdiv.s
diff --git a/sim/testsuite/sim/sh/fipr.s b/sim/testsuite/sh/fipr.s
index 6a949aa6ec7..6a949aa6ec7 100644
--- a/sim/testsuite/sim/sh/fipr.s
+++ b/sim/testsuite/sh/fipr.s
diff --git a/sim/testsuite/sim/sh/fldi0.s b/sim/testsuite/sh/fldi0.s
index 1e2005832b0..1e2005832b0 100644
--- a/sim/testsuite/sim/sh/fldi0.s
+++ b/sim/testsuite/sh/fldi0.s
diff --git a/sim/testsuite/sim/sh/fldi1.s b/sim/testsuite/sh/fldi1.s
index 1b7c1701c7d..1b7c1701c7d 100644
--- a/sim/testsuite/sim/sh/fldi1.s
+++ b/sim/testsuite/sh/fldi1.s
diff --git a/sim/testsuite/sim/sh/flds.s b/sim/testsuite/sh/flds.s
index 086b4edf057..086b4edf057 100644
--- a/sim/testsuite/sim/sh/flds.s
+++ b/sim/testsuite/sh/flds.s
diff --git a/sim/testsuite/sim/sh/float.s b/sim/testsuite/sh/float.s
index e5a3bc6dbfc..e5a3bc6dbfc 100644
--- a/sim/testsuite/sim/sh/float.s
+++ b/sim/testsuite/sh/float.s
diff --git a/sim/testsuite/sim/sh/fmac.s b/sim/testsuite/sh/fmac.s
index eba1da5f4d8..eba1da5f4d8 100644
--- a/sim/testsuite/sim/sh/fmac.s
+++ b/sim/testsuite/sh/fmac.s
diff --git a/sim/testsuite/sim/sh/fmov.s b/sim/testsuite/sh/fmov.s
index 29c51b5d1e5..29c51b5d1e5 100644
--- a/sim/testsuite/sim/sh/fmov.s
+++ b/sim/testsuite/sh/fmov.s
diff --git a/sim/testsuite/sim/sh/fmul.s b/sim/testsuite/sh/fmul.s
index 81a2545ccfa..81a2545ccfa 100644
--- a/sim/testsuite/sim/sh/fmul.s
+++ b/sim/testsuite/sh/fmul.s
diff --git a/sim/testsuite/sim/sh/fneg.s b/sim/testsuite/sh/fneg.s
index dd5fe5d8bab..dd5fe5d8bab 100644
--- a/sim/testsuite/sim/sh/fneg.s
+++ b/sim/testsuite/sh/fneg.s
diff --git a/sim/testsuite/sim/sh/fpchg.s b/sim/testsuite/sh/fpchg.s
index 47ba03b1c03..47ba03b1c03 100644
--- a/sim/testsuite/sim/sh/fpchg.s
+++ b/sim/testsuite/sh/fpchg.s
diff --git a/sim/testsuite/sim/sh/frchg.s b/sim/testsuite/sh/frchg.s
index c5dc0992e5f..c5dc0992e5f 100644
--- a/sim/testsuite/sim/sh/frchg.s
+++ b/sim/testsuite/sh/frchg.s
diff --git a/sim/testsuite/sim/sh/fsca.s b/sim/testsuite/sh/fsca.s
index 90df6c97680..90df6c97680 100644
--- a/sim/testsuite/sim/sh/fsca.s
+++ b/sim/testsuite/sh/fsca.s
diff --git a/sim/testsuite/sim/sh/fschg.s b/sim/testsuite/sh/fschg.s
index 7454787b1d6..7454787b1d6 100644
--- a/sim/testsuite/sim/sh/fschg.s
+++ b/sim/testsuite/sh/fschg.s
diff --git a/sim/testsuite/sim/sh/fsqrt.s b/sim/testsuite/sh/fsqrt.s
index cb61bcf4085..cb61bcf4085 100644
--- a/sim/testsuite/sim/sh/fsqrt.s
+++ b/sim/testsuite/sh/fsqrt.s
diff --git a/sim/testsuite/sim/sh/fsrra.s b/sim/testsuite/sh/fsrra.s
index fdd22356d66..fdd22356d66 100644
--- a/sim/testsuite/sim/sh/fsrra.s
+++ b/sim/testsuite/sh/fsrra.s
diff --git a/sim/testsuite/sim/sh/fsub.s b/sim/testsuite/sh/fsub.s
index dfe9172f57a..dfe9172f57a 100644
--- a/sim/testsuite/sim/sh/fsub.s
+++ b/sim/testsuite/sh/fsub.s
diff --git a/sim/testsuite/sim/sh/ftrc.s b/sim/testsuite/sh/ftrc.s
index 25e33be33ad..25e33be33ad 100644
--- a/sim/testsuite/sim/sh/ftrc.s
+++ b/sim/testsuite/sh/ftrc.s
diff --git a/sim/testsuite/sim/sh/ldrc.s b/sim/testsuite/sh/ldrc.s
index 444131302f4..444131302f4 100644
--- a/sim/testsuite/sim/sh/ldrc.s
+++ b/sim/testsuite/sh/ldrc.s
diff --git a/sim/testsuite/sim/sh/loop.s b/sim/testsuite/sh/loop.s
index 604051938e7..604051938e7 100644
--- a/sim/testsuite/sim/sh/loop.s
+++ b/sim/testsuite/sh/loop.s
diff --git a/sim/testsuite/sim/sh/macl.s b/sim/testsuite/sh/macl.s
index 39b3b7d604b..39b3b7d604b 100644
--- a/sim/testsuite/sim/sh/macl.s
+++ b/sim/testsuite/sh/macl.s
diff --git a/sim/testsuite/sim/sh/macw.s b/sim/testsuite/sh/macw.s
index 7e3ebc07d7b..7e3ebc07d7b 100644
--- a/sim/testsuite/sim/sh/macw.s
+++ b/sim/testsuite/sh/macw.s
diff --git a/sim/testsuite/sim/sh/mov.s b/sim/testsuite/sh/mov.s
index 37fef514401..37fef514401 100644
--- a/sim/testsuite/sim/sh/mov.s
+++ b/sim/testsuite/sh/mov.s
diff --git a/sim/testsuite/sim/sh/movi.s b/sim/testsuite/sh/movi.s
index e54f4f6597a..e54f4f6597a 100644
--- a/sim/testsuite/sim/sh/movi.s
+++ b/sim/testsuite/sh/movi.s
diff --git a/sim/testsuite/sim/sh/movli.s b/sim/testsuite/sh/movli.s
index eacd10358ba..eacd10358ba 100644
--- a/sim/testsuite/sim/sh/movli.s
+++ b/sim/testsuite/sh/movli.s
diff --git a/sim/testsuite/sim/sh/movua.s b/sim/testsuite/sh/movua.s
index fa12fe53f8c..fa12fe53f8c 100644
--- a/sim/testsuite/sim/sh/movua.s
+++ b/sim/testsuite/sh/movua.s
diff --git a/sim/testsuite/sim/sh/movxy.s b/sim/testsuite/sh/movxy.s
index 7768ef96d50..7768ef96d50 100644
--- a/sim/testsuite/sim/sh/movxy.s
+++ b/sim/testsuite/sh/movxy.s
diff --git a/sim/testsuite/sim/sh/mulr.s b/sim/testsuite/sh/mulr.s
index 1e755ab2de7..1e755ab2de7 100644
--- a/sim/testsuite/sim/sh/mulr.s
+++ b/sim/testsuite/sh/mulr.s
diff --git a/sim/testsuite/sim/sh/pabs.s b/sim/testsuite/sh/pabs.s
index 6a9e4f24226..6a9e4f24226 100644
--- a/sim/testsuite/sim/sh/pabs.s
+++ b/sim/testsuite/sh/pabs.s
diff --git a/sim/testsuite/sim/sh/padd.s b/sim/testsuite/sh/padd.s
index 072935dcdf5..072935dcdf5 100644
--- a/sim/testsuite/sim/sh/padd.s
+++ b/sim/testsuite/sh/padd.s
diff --git a/sim/testsuite/sim/sh/paddc.s b/sim/testsuite/sh/paddc.s
index 0dd3b67b172..0dd3b67b172 100644
--- a/sim/testsuite/sim/sh/paddc.s
+++ b/sim/testsuite/sh/paddc.s
diff --git a/sim/testsuite/sim/sh/pand.s b/sim/testsuite/sh/pand.s
index cddf05892cb..cddf05892cb 100644
--- a/sim/testsuite/sim/sh/pand.s
+++ b/sim/testsuite/sh/pand.s
diff --git a/sim/testsuite/sim/sh/pass.s b/sim/testsuite/sh/pass.s
index cc3bbccd740..cc3bbccd740 100644
--- a/sim/testsuite/sim/sh/pass.s
+++ b/sim/testsuite/sh/pass.s
diff --git a/sim/testsuite/sim/sh/pclr.s b/sim/testsuite/sh/pclr.s
index c396f832dee..c396f832dee 100644
--- a/sim/testsuite/sim/sh/pclr.s
+++ b/sim/testsuite/sh/pclr.s
diff --git a/sim/testsuite/sim/sh/pdec.s b/sim/testsuite/sh/pdec.s
index fa4b6a56e9c..fa4b6a56e9c 100644
--- a/sim/testsuite/sim/sh/pdec.s
+++ b/sim/testsuite/sh/pdec.s
diff --git a/sim/testsuite/sim/sh/pdmsb.s b/sim/testsuite/sh/pdmsb.s
index 0cb78293265..0cb78293265 100644
--- a/sim/testsuite/sim/sh/pdmsb.s
+++ b/sim/testsuite/sh/pdmsb.s
diff --git a/sim/testsuite/sim/sh/pinc.s b/sim/testsuite/sh/pinc.s
index 0067bc00ebe..0067bc00ebe 100644
--- a/sim/testsuite/sim/sh/pinc.s
+++ b/sim/testsuite/sh/pinc.s
diff --git a/sim/testsuite/sim/sh/pmuls.s b/sim/testsuite/sh/pmuls.s
index 4cff8787f4e..4cff8787f4e 100644
--- a/sim/testsuite/sim/sh/pmuls.s
+++ b/sim/testsuite/sh/pmuls.s
diff --git a/sim/testsuite/sim/sh/prnd.s b/sim/testsuite/sh/prnd.s
index 897d5b9ded9..897d5b9ded9 100644
--- a/sim/testsuite/sim/sh/prnd.s
+++ b/sim/testsuite/sh/prnd.s
diff --git a/sim/testsuite/sim/sh/pshai.s b/sim/testsuite/sh/pshai.s
index b2cdbbc81b8..b2cdbbc81b8 100644
--- a/sim/testsuite/sim/sh/pshai.s
+++ b/sim/testsuite/sh/pshai.s
diff --git a/sim/testsuite/sim/sh/pshar.s b/sim/testsuite/sh/pshar.s
index 01c4b5fdef2..01c4b5fdef2 100644
--- a/sim/testsuite/sim/sh/pshar.s
+++ b/sim/testsuite/sh/pshar.s
diff --git a/sim/testsuite/sim/sh/pshli.s b/sim/testsuite/sh/pshli.s
index a6616e896ac..a6616e896ac 100644
--- a/sim/testsuite/sim/sh/pshli.s
+++ b/sim/testsuite/sh/pshli.s
diff --git a/sim/testsuite/sim/sh/pshlr.s b/sim/testsuite/sh/pshlr.s
index 36cb47f4188..36cb47f4188 100644
--- a/sim/testsuite/sim/sh/pshlr.s
+++ b/sim/testsuite/sh/pshlr.s
diff --git a/sim/testsuite/sim/sh/psub.s b/sim/testsuite/sh/psub.s
index bcfd26e9514..bcfd26e9514 100644
--- a/sim/testsuite/sim/sh/psub.s
+++ b/sim/testsuite/sh/psub.s
diff --git a/sim/testsuite/sim/sh/pswap.s b/sim/testsuite/sh/pswap.s
index 5bd6a5939cc..5bd6a5939cc 100644
--- a/sim/testsuite/sim/sh/pswap.s
+++ b/sim/testsuite/sh/pswap.s
diff --git a/sim/testsuite/sim/sh/pushpop.s b/sim/testsuite/sh/pushpop.s
index 9ee5bfd6888..9ee5bfd6888 100644
--- a/sim/testsuite/sim/sh/pushpop.s
+++ b/sim/testsuite/sh/pushpop.s
diff --git a/sim/testsuite/sim/sh/resbank.s b/sim/testsuite/sh/resbank.s
index 33801b86586..33801b86586 100644
--- a/sim/testsuite/sim/sh/resbank.s
+++ b/sim/testsuite/sh/resbank.s
diff --git a/sim/testsuite/sim/sh/sett.s b/sim/testsuite/sh/sett.s
index fff2d2d4a6d..fff2d2d4a6d 100644
--- a/sim/testsuite/sim/sh/sett.s
+++ b/sim/testsuite/sh/sett.s
diff --git a/sim/testsuite/sim/sh/shll.s b/sim/testsuite/sh/shll.s
index ec2ea12d671..ec2ea12d671 100644
--- a/sim/testsuite/sim/sh/shll.s
+++ b/sim/testsuite/sh/shll.s
diff --git a/sim/testsuite/sim/sh/shll16.s b/sim/testsuite/sh/shll16.s
index 4574835f8e3..4574835f8e3 100644
--- a/sim/testsuite/sim/sh/shll16.s
+++ b/sim/testsuite/sh/shll16.s
diff --git a/sim/testsuite/sim/sh/shll2.s b/sim/testsuite/sh/shll2.s
index 01a784c9390..01a784c9390 100644
--- a/sim/testsuite/sim/sh/shll2.s
+++ b/sim/testsuite/sh/shll2.s
diff --git a/sim/testsuite/sim/sh/shll8.s b/sim/testsuite/sh/shll8.s
index 71e241d1e6b..71e241d1e6b 100644
--- a/sim/testsuite/sim/sh/shll8.s
+++ b/sim/testsuite/sh/shll8.s
diff --git a/sim/testsuite/sim/sh/shlr.s b/sim/testsuite/sh/shlr.s
index 8755afb707f..8755afb707f 100644
--- a/sim/testsuite/sim/sh/shlr.s
+++ b/sim/testsuite/sh/shlr.s
diff --git a/sim/testsuite/sim/sh/shlr16.s b/sim/testsuite/sh/shlr16.s
index 1161c6666f9..1161c6666f9 100644
--- a/sim/testsuite/sim/sh/shlr16.s
+++ b/sim/testsuite/sh/shlr16.s
diff --git a/sim/testsuite/sim/sh/shlr2.s b/sim/testsuite/sh/shlr2.s
index ce554dd0f09..ce554dd0f09 100644
--- a/sim/testsuite/sim/sh/shlr2.s
+++ b/sim/testsuite/sh/shlr2.s
diff --git a/sim/testsuite/sim/sh/shlr8.s b/sim/testsuite/sh/shlr8.s
index d609af119e3..d609af119e3 100644
--- a/sim/testsuite/sim/sh/shlr8.s
+++ b/sim/testsuite/sh/shlr8.s
diff --git a/sim/testsuite/sim/sh/swap.s b/sim/testsuite/sh/swap.s
index 4dd6572695c..4dd6572695c 100644
--- a/sim/testsuite/sim/sh/swap.s
+++ b/sim/testsuite/sh/swap.s
diff --git a/sim/testsuite/sim/sh/testutils.inc b/sim/testsuite/sh/testutils.inc
index c9644b40f8c..c9644b40f8c 100644
--- a/sim/testsuite/sim/sh/testutils.inc
+++ b/sim/testsuite/sh/testutils.inc
diff --git a/sim/testsuite/sim/v850/ChangeLog b/sim/testsuite/v850/ChangeLog
index 2508dfd96ee..2508dfd96ee 100644
--- a/sim/testsuite/sim/v850/ChangeLog
+++ b/sim/testsuite/v850/ChangeLog
diff --git a/sim/testsuite/sim/v850/allinsns.exp b/sim/testsuite/v850/allinsns.exp
index f60c3d66aa4..f60c3d66aa4 100644
--- a/sim/testsuite/sim/v850/allinsns.exp
+++ b/sim/testsuite/v850/allinsns.exp
diff --git a/sim/testsuite/sim/v850/bsh.cgs b/sim/testsuite/v850/bsh.cgs
index e9d216e149d..e9d216e149d 100644
--- a/sim/testsuite/sim/v850/bsh.cgs
+++ b/sim/testsuite/v850/bsh.cgs
diff --git a/sim/testsuite/sim/v850/div.cgs b/sim/testsuite/v850/div.cgs
index 16683f19d31..16683f19d31 100644
--- a/sim/testsuite/sim/v850/div.cgs
+++ b/sim/testsuite/v850/div.cgs
diff --git a/sim/testsuite/sim/v850/divh.cgs b/sim/testsuite/v850/divh.cgs
index 1cef7f9a1f5..1cef7f9a1f5 100644
--- a/sim/testsuite/sim/v850/divh.cgs
+++ b/sim/testsuite/v850/divh.cgs
diff --git a/sim/testsuite/sim/v850/divh_3.cgs b/sim/testsuite/v850/divh_3.cgs
index 77d14af0f91..77d14af0f91 100644
--- a/sim/testsuite/sim/v850/divh_3.cgs
+++ b/sim/testsuite/v850/divh_3.cgs
diff --git a/sim/testsuite/sim/v850/divhu.cgs b/sim/testsuite/v850/divhu.cgs
index 911e96ec3cd..911e96ec3cd 100644
--- a/sim/testsuite/sim/v850/divhu.cgs
+++ b/sim/testsuite/v850/divhu.cgs
diff --git a/sim/testsuite/sim/v850/divu.cgs b/sim/testsuite/v850/divu.cgs
index fb441858d2b..fb441858d2b 100644
--- a/sim/testsuite/sim/v850/divu.cgs
+++ b/sim/testsuite/v850/divu.cgs
diff --git a/sim/testsuite/sim/v850/sar.cgs b/sim/testsuite/v850/sar.cgs
index 4372e6c1adb..4372e6c1adb 100644
--- a/sim/testsuite/sim/v850/sar.cgs
+++ b/sim/testsuite/v850/sar.cgs
diff --git a/sim/testsuite/sim/v850/satadd.cgs b/sim/testsuite/v850/satadd.cgs
index 60ac654cf23..60ac654cf23 100644
--- a/sim/testsuite/sim/v850/satadd.cgs
+++ b/sim/testsuite/v850/satadd.cgs
diff --git a/sim/testsuite/sim/v850/satsub.cgs b/sim/testsuite/v850/satsub.cgs
index b7085e72c3a..b7085e72c3a 100644
--- a/sim/testsuite/sim/v850/satsub.cgs
+++ b/sim/testsuite/v850/satsub.cgs
diff --git a/sim/testsuite/sim/v850/satsubi.cgs b/sim/testsuite/v850/satsubi.cgs
index b86b26d23cd..b86b26d23cd 100644
--- a/sim/testsuite/sim/v850/satsubi.cgs
+++ b/sim/testsuite/v850/satsubi.cgs
diff --git a/sim/testsuite/sim/v850/satsubr.cgs b/sim/testsuite/v850/satsubr.cgs
index 7e91e0c8e33..7e91e0c8e33 100644
--- a/sim/testsuite/sim/v850/satsubr.cgs
+++ b/sim/testsuite/v850/satsubr.cgs
diff --git a/sim/testsuite/sim/v850/shl.cgs b/sim/testsuite/v850/shl.cgs
index 6ad82138c1d..6ad82138c1d 100644
--- a/sim/testsuite/sim/v850/shl.cgs
+++ b/sim/testsuite/v850/shl.cgs
diff --git a/sim/testsuite/sim/v850/shr.cgs b/sim/testsuite/v850/shr.cgs
index e4fdc38bdae..e4fdc38bdae 100644
--- a/sim/testsuite/sim/v850/shr.cgs
+++ b/sim/testsuite/v850/shr.cgs
diff --git a/sim/testsuite/sim/v850/testutils.cgs b/sim/testsuite/v850/testutils.cgs
index 12b5611d89a..12b5611d89a 100644
--- a/sim/testsuite/sim/v850/testutils.cgs
+++ b/sim/testsuite/v850/testutils.cgs
diff --git a/sim/testsuite/sim/v850/testutils.inc b/sim/testsuite/v850/testutils.inc
index e4966984aa5..e4966984aa5 100644
--- a/sim/testsuite/sim/v850/testutils.inc
+++ b/sim/testsuite/v850/testutils.inc