1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
|
//Original:/proj/frio/dv/testcases/core/c_ccflag_dr_imm3/c_ccflag_dr_imm3.dsp
// Spec Reference: ccflag dr-imm3
# mach: bfin
.include "testutils.inc"
start
imm32 r0, 0x00000001;
imm32 r1, 0x00000002;
imm32 r2, 0x00000003;
imm32 r3, 0x00000004;
imm32 r4, 0x00770088;
imm32 r5, 0x009900aa;
imm32 r6, 0x00bb00cc;
imm32 r7, 0x00000000;
ASTAT = R7;
R4 = ASTAT;
// positive dreg EQUAL to positive imm3
CC = R0 == 1;
R5 = ASTAT;
CC = R0 < 1;
R6 = ASTAT;
CHECKREG r4, 0x00000000;
CHECKREG r5, 0x00001025;
CHECKREG r6, 0x00001005;
CC = R0 <= 1;
R5 = ASTAT;
CC = R0 < 1;
R6 = ASTAT;
CC = R0 <= 1;
R7 = ASTAT;
CHECKREG r5, 0x00001025;
CHECKREG r6, 0x00001005;
CHECKREG r7, 0x00001025;
// positive dreg GREATER than to positive imm3
CC = R1 == 1;
R5 = ASTAT;
CC = R1 < 1;
R6 = ASTAT;
CC = R1 <= 1;
R7 = ASTAT;
CHECKREG r5, 0x00001004; // carry
CHECKREG r6, 0x00001004;
CHECKREG r7, 0x00001004;
// positive dreg LESS than to positive imm3
CC = R0 == 2;
R5 = ASTAT;
CC = R0 < 2;
R6 = ASTAT;
CC = R0 <= 2;
R7 = ASTAT;
CHECKREG r5, 0x00000002;
CHECKREG r6, 0x00000022;
CHECKREG r7, 0x00000022;
// positive dreg GREATER than to neg imm3
CC = R2 == -4;
R5 = ASTAT;
CC = R2 < -4;
R6 = ASTAT;
CC = R2 <= -4;
R7 = ASTAT;
CHECKREG r5, 0x00000000;
CHECKREG r6, 0x00000000;
CHECKREG r7, 0x00000000;
imm32 r0, -1;
imm32 r1, -2;
imm32 r2, -3;
imm32 r3, -4;
// negative dreg and positive imm3
R7 = 0;
ASTAT = R7;
R4 = ASTAT;
CC = R3 == 1;
R5 = ASTAT;
CC = R3 < 1;
R6 = ASTAT;
CC = R3 <= 1;
R7 = ASTAT;
CHECKREG r4, 0x00000000;
CHECKREG r5, 0x00001006;
CHECKREG r6, 0x00001026;
CHECKREG r7, 0x00001026;
// negative dreg LESS than neg imm3
CC = R2 == -1;
R4 = ASTAT;
CC = R2 < -1;
R5 = ASTAT;
CC = R2 <= -1;
R6 = ASTAT;
CHECKREG r4, 0x00000002;
CHECKREG r5, 0x00000022;
CHECKREG r6, 0x00000022;
// negative dreg GREATER neg imm3
CC = R0 == -4;
R4 = ASTAT;
CC = R0 < -4;
R5 = ASTAT;
CC = R0 <= -4;
R6 = ASTAT;
CHECKREG r4, 0x00001004;
CHECKREG r5, 0x00001004;
CHECKREG r6, 0x00001004;
imm32 r0, 0x00000000;
imm32 r1, 0x00000000;
imm32 r2, 0x00000000;
imm32 r3, 0x00000000;
imm32 r4, 0x00000001;
imm32 r5, 0x00000002;
imm32 r6, 0x00000003;
imm32 r7, 0x00000004;
ASTAT = R0;
R3 = ASTAT;
// positive dreg EQUAL to positive imm3
CC = R4 == 1;
R1 = ASTAT;
CC = R4 < 1;
R2 = ASTAT;
CHECKREG r0, 0x00000000;
CHECKREG r1, 0x00001025;
CHECKREG r2, 0x00001005;
CC = R4 <= 1;
R1 = ASTAT;
CC = R4 < 1;
R2 = ASTAT;
CC = R4 <= 1;
R3 = ASTAT;
CHECKREG r1, 0x00001025;
CHECKREG r2, 0x00001005;
CHECKREG r3, 0x00001025;
// positive dreg GREATER than to positive imm3
CC = R5 == 1;
R1 = ASTAT;
CC = R5 < 1;
R2 = ASTAT;
CC = R5 <= 1;
R3 = ASTAT;
CHECKREG r1, 0x00001004; // carry
CHECKREG r2, 0x00001004;
CHECKREG r3, 0x00001004;
// positive dreg LESS than to positive imm3
CC = R6 == 2;
R1 = ASTAT;
CC = R6 < 2;
R2 = ASTAT;
CC = R6 <= 2;
R3 = ASTAT;
CHECKREG r1, 0x00001004;
CHECKREG r2, 0x00001004;
CHECKREG r3, 0x00001004;
// positive dreg GREATER than to neg imm3
CC = R6 == -4;
R1 = ASTAT;
CC = R6 < -4;
R2 = ASTAT;
CC = R6 <= -4;
R3 = ASTAT;
CHECKREG r1, 0x00000000;
CHECKREG r2, 0x00000000;
CHECKREG r3, 0x00000000;
imm32 r4, -1;
imm32 r5, -2;
imm32 r6, -3;
imm32 r7, -4;
// negative dreg and positive imm3
R3 = 0;
ASTAT = R3;
R0 = ASTAT;
CC = R7 == 1;
R1 = ASTAT;
CC = R7 < 1;
R2 = ASTAT;
CC = R7 <= 1;
R3 = ASTAT;
CHECKREG r0, 0x00000000;
CHECKREG r1, 0x00001006;
CHECKREG r2, 0x00001026;
CHECKREG r3, 0x00001026;
// negative dreg LESS than neg imm3
CC = R6 == -1;
R0 = ASTAT;
CC = R6 < -1;
R1 = ASTAT;
CC = R6 <= -1;
R2 = ASTAT;
CHECKREG r0, 0x00000002;
CHECKREG r1, 0x00000022;
CHECKREG r2, 0x00000022;
// negative dreg GREATER neg imm3
CC = R4 == -4;
R0 = ASTAT;
CC = R4 < -4;
R1 = ASTAT;
CC = R4 <= -4;
R2 = ASTAT;
CHECKREG r0, 0x00001004;
CHECKREG r1, 0x00001004;
CHECKREG r2, 0x00001004;
pass;
|
