summaryrefslogtreecommitdiff
path: root/sim/testsuite/frv/fmsubd.cgs
blob: 6b4c943c1bbe007b3cb7ffde3e16cf1b3f9f8d2b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
# frv testcase for fmsubd $GRi,$GRj,$GRk
# mach: frv
# as(frv): -mcpu=frv

	.include "testutils.inc"

	double_constants
	start
	load_double_constants

	.global fmsubd
fmsubd:
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr16,fr4,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr8,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr12,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr16,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr20,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr24,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr28,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr32,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr36,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr40,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr44,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr16,fr48,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20

	fmsubd      	fr20,fr4,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr8,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr12,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr16,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr20,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr24,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr28,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr32,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr36,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr40,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr44,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	fmsubd      	fr20,fr48,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20

	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr0,fr2
	test_dfr_dfr	fr2,fr0
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr4,fr2
	test_dfr_dfr	fr2,fr4
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr8,fr2
	test_dfr_dfr	fr2,fr8
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr12,fr2
	test_dfr_dfr	fr2,fr12
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr16,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr20,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr24,fr2
	test_dfr_dfr	fr2,fr24
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr28,fr2
	test_dfr_dfr	fr2,fr28
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr32,fr2
	test_dfr_dfr	fr2,fr32
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr36,fr2
	test_dfr_dfr	fr2,fr36
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr40,fr2
	test_dfr_dfr	fr2,fr40
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr44,fr2
	test_dfr_dfr	fr2,fr44
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr48,fr2
	test_dfr_dfr	fr2,fr48
	set_dfr_dfr	fr16,fr2
	fmsubd      	fr28,fr52,fr2
	test_dfr_dfr	fr2,fr52

	set_dfr_dfr	fr32,fr2
	fmsubd      	fr8,fr8,fr2
	test_dfr_dfr	fr2,fr8
	set_dfr_dfr	fr36,fr2
	fmsubd      	fr36,fr36,fr2
	test_dfr_dfr	fr2,fr40

	fmsubd      	fr32,fr36,fr2
	test_dfr_dfr	fr2,fr16
	test_dfr_dfr	fr2,fr20

	pass