summaryrefslogtreecommitdiff
path: root/cpu
Commit message (Expand)AuthorAgeFilesLines
* Fix spelling mistakesSamanta Navarro2020-10-052-1/+5
* bpf: xBPF SDIV, SMOD instructionsDavid Faust2020-09-182-17/+28
* bpf: simulator: correct div, mod insn semanticsDavid Faust2020-09-082-2/+7
* mep: ubsan: mep-ibld.c:1635,1645,1652 left shift of negative valueAlan Modra2020-09-012-5/+11
* bpf: add xBPF ISADavid Faust2020-08-262-35/+101
* Add markers for binutils 2.35 branchNick Clifton2020-07-041-0/+4
* cpu: fix offset16 type, update c-calls in bpf.cpuDavid Faust2020-06-252-14/+15
* cpu,gas,opcodes: remove no longer needed workaround from the BPF portJose E. Marchesi2020-06-043-8/+8
* opcodes: discriminate endianness and insn-endianness in CGEN portsJose E. Marchesi2020-06-042-1/+6
* cpu,opcodes: add instruction semantics to bpf.cpu and minor fixesJose E. Marchesi2020-05-283-91/+272
* Replace "if (x) free (x)" with "free (x)", opcodesAlan Modra2020-05-212-2/+6
* or1k: Remove 64-bit support, it's not used and it breaks 32-bit hostsStafford Horne2020-05-194-110/+16
* cpu,gas,opcodes: support for eBPF JMP32 instruction classDavid Faust2020-04-162-12/+22
* ubsan: m32c: left shift of negative valueAlan Modra2020-02-032-4/+8
* ubsan: frv: left shift of negative valueAlan Modra2020-02-012-4/+9
* ubsan: m32c: left shift of negative valueAlan Modra2020-01-302-18/+30
* cpu,opcodes,gas: fix neg and neg32 instructions in BPFJose E. Marchesi2020-01-302-1/+7
* Add markers for 2.34 branch to the NEWS files and ChangeLogs.Nick Clifton2020-01-181-0/+4
* ubsan: fr30: left shift of negative valueAlan Modra2020-01-132-5/+10
* ubsan: m32c: left shift of negative valueAlan Modra2020-01-062-52/+64
* ubsan: m32r: left shift of negative valueAlan Modra2020-01-042-3/+8
* ubsan: iq2000: left shift of negative valueAlan Modra2019-12-232-1/+5
* ubsan: or1k: left shift of negative valueAlan Modra2019-12-202-2/+6
* ubsan: bpf: left shift cannot be represented in type 'DI' (aka 'long')Alan Modra2019-12-172-2/+6
* ubsan: xstormy16: left shift of negative valueAlan Modra2019-12-162-1/+5
* Remove more shifts for sign/zero extensionAlan Modra2019-12-114-9/+23
* ubsan: epiphany: left shift of negative valueAlan Modra2019-12-112-2/+7
* cpu: fix comment in bpf.cpuJose E. Marchesi2019-11-202-1/+5
* Add markers for 2.33 branch to NEWS and ChangeLog files.Phil Blundell2019-09-091-0/+4
* cpu,opcodes,gas: use %r0 and %r6 instead of %a and %ctf in eBPF disassemblerJose E. Marchesi2019-07-192-2/+7
* cpu,opcodes,gas: fix explicit arguments to eBPF ldabs instructionsJose E. Marchesi2019-07-152-25/+43
* cpu,opcodes,gas: fix arguments to ldabs and ldind eBPF instructionsJose E. Marchesi2019-07-142-2/+7
* cpu/or1k: Update fpu compare symbols to imply set flagStafford Horne2019-06-132-3/+7
* cpu/or1k: Document no branch delay slot architectures and l.adrpStafford Horne2019-06-133-4/+9
* cpu/or1k: Define unordered comparisonsStafford Horne2019-06-132-4/+55
* cpu/or1k: Add support for orfp64a32 specStafford Horne2019-06-136-46/+375
* cpu: add eBPF cpu descriptionJose E. Marchesi2019-05-233-0/+843
* Add markers for 2.32 branch to NEWS and ChangeLog files.Nick Clifton2019-01-191-0/+4
* or1k: Add the l.muld, l.muldu, l.macu, l.msbu insnsRichard Henderson2018-10-052-93/+181
* or1k: Add the l.adrp insn and supporting relocationsStafford Horne2018-10-053-62/+213
* or1k: Add relocations for high-signed and low-storesRichard Henderson2018-10-053-292/+203
* PR23430, Indices misspelledAlan Modra2018-07-242-1/+6
* PR22069, Several instances of register accidentally spelled as regsiterAlan Modra2018-05-092-1/+5
* opcodes error messagesAlan Modra2018-03-032-8/+16
* Add note about 2.30 branch creation to changelogsNick Clifton2018-01-131-0/+4
* Update the openrisc previous program counter (ppc) when running code in the c...Stafford Horne2017-03-202-0/+9
* Add fall through comment to source in cpu/Alan Modra2016-10-062-0/+5
* Correct fr30 commentAlan Modra2016-03-032-3/+10
* Fix shift left warning at sourceAlan Modra2016-03-022-1/+5
* epiphany/disassembler: Improve alignment of output.Andrew Burgess2016-02-022-2/+8