summaryrefslogtreecommitdiff
path: root/src/intel/tools/tests/gen7.5/or.asm
blob: 9f7ea869fdd4a3453ba0459b1377c93933228020 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
or(1)           g113.5<1>UD     g0.5<0,1,0>UD   0x0000ff00UD    { align1 WE_all 1N };
or.nz.f0.0(8)   null<1>.xUD     g21<4>.xUD      g19<4>.xUD      { align16 1Q };
or(8)           g13<1>.xyUD     g5.4<0>.zwwwUD  g6<0>.xUD       { align16 1Q };
or.nz.f0.0(8)   null<1>UD       g12<8,8,1>UD    g6<8,8,1>UD     { align1 1Q };
or.nz.f0.0(16)  null<1>UD       g4<8,8,1>UD     g2<8,8,1>UD     { align1 1H };
or(8)           g20<1>UD        g19<8,8,1>UD    g17<8,8,1>UD    { align1 1Q };
or(16)          g30<1>UD        g28<8,8,1>UD    g24<8,8,1>UD    { align1 1H };
or(1)           g2<1>UD         g2<0,1,0>UD     g4<0,1,0>UD     { align1 WE_all 1N };
or(1)           a0<1>UD         g2<0,1,0>UD     0x064a7000UD    { align1 WE_all 1N };
(+f0.0) or(8)   g3<1>UD         g3<8,8,1>UD     0x3f800000UD    { align1 1Q };
(+f0.0) or(16)  g3<1>UD         g3<8,8,1>UD     0x3f800000UD    { align1 1H };
(+f0.0) or(8)   g64<1>.xyzUD    g64<4>.xyzzUD   0x3f800000UD    { align16 1Q };
or(1)           a0<1>UD         a0<0,1,0>UD     g15<0,1,0>UD    { align1 WE_all 1N };
or(1)           a0<1>UD         a0<0,1,0>UD     0x06182000UD    { align1 WE_all 1N };
or.nz.f0.0(8)   g8<1>UD         g4<8,8,1>UD     g7<8,8,1>UD     { align1 1Q };
or.nz.f0.0(16)  g12<1>UD        g5<8,8,1>UD     g10<8,8,1>UD    { align1 1H };
or(8)           g13<1>UD        g12<8,8,1>UD    0x00000001UD    { align1 1Q };
or(16)          g20<1>UD        g18<8,8,1>UD    0x00000001UD    { align1 1H };
or(1)           a0<1>UD         g2<0,1,0>UD     0x0e0b6000UD    { align1 WE_all 3N };
or(1)           g113.21<1>UB    g16<0,1,0>UB    g16.16<0,1,0>UB { align1 WE_all 1N };
or(8)           g4<1>UW         g4<8,8,1>UW     g6<8,8,1>UW     { align1 1Q };
or(16)          g16<1>UW        g14<16,16,1>UW  g15<16,16,1>UW  { align1 1H };