summaryrefslogtreecommitdiff
path: root/src/intel/tools/tests/gen6/sendc.asm
blob: 6526e54d48add9410e9d275674f362ddc9c70325 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
sendc(8)        null<1>UW       m1<8,8,1>F      0x88019400
                            render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 4 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x90019000
                            render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 8 rlen 0 { align1 1H EOT };
sendc(16)       null<1>UW       m2<8,8,1>F      0x82019100
                            render MsgDesc: RT write SIMD16/RepData LastRT Surface = 0 mlen 1 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8c099401
                            render MsgDesc: RT write SIMD8 LastRT Surface = 1 mlen 6 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x94099001
                            render MsgDesc: RT write SIMD16 LastRT Surface = 1 mlen 10 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0e098401
                            render MsgDesc: RT write SIMD8 Surface = 1 mlen 7 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8e099402
                            render MsgDesc: RT write SIMD8 LastRT Surface = 2 mlen 7 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x18098001
                            render MsgDesc: RT write SIMD16 Surface = 1 mlen 12 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x98099002
                            render MsgDesc: RT write SIMD16 LastRT Surface = 2 mlen 12 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0c098400
                            render MsgDesc: RT write SIMD8 Surface = 0 mlen 6 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0c098401
                            render MsgDesc: RT write SIMD8 Surface = 1 mlen 6 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0c098402
                            render MsgDesc: RT write SIMD8 Surface = 2 mlen 6 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0c098403
                            render MsgDesc: RT write SIMD8 Surface = 3 mlen 6 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0c098404
                            render MsgDesc: RT write SIMD8 Surface = 4 mlen 6 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8c099405
                            render MsgDesc: RT write SIMD8 LastRT Surface = 5 mlen 6 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x14098000
                            render MsgDesc: RT write SIMD16 Surface = 0 mlen 10 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x14098001
                            render MsgDesc: RT write SIMD16 Surface = 1 mlen 10 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x14098002
                            render MsgDesc: RT write SIMD16 Surface = 2 mlen 10 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x14098003
                            render MsgDesc: RT write SIMD16 Surface = 3 mlen 10 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x14098004
                            render MsgDesc: RT write SIMD16 Surface = 4 mlen 10 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x94099005
                            render MsgDesc: RT write SIMD16 LastRT Surface = 5 mlen 10 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8c099400
                            render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 6 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x94099000
                            render MsgDesc: RT write SIMD16 LastRT Surface = 0 mlen 10 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8a019400
                            render MsgDesc: RT write SIMD8 LastRT Surface = 0 mlen 5 rlen 0 { align1 1Q EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x94099200
                            render MsgDesc: RT write SIMD8/DualSrcLow LastRT Surface = 0 mlen 10 rlen 0 { align1 1Q EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x14099200
                            render MsgDesc: RT write SIMD8/DualSrcLow LastRT Surface = 0 mlen 10 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x94099300
                            render MsgDesc: RT write SIMD8/DualSrcHigh LastRT Surface = 0 mlen 10 rlen 0 { align1 2Q EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8c099402
                            render MsgDesc: RT write SIMD8 LastRT Surface = 2 mlen 6 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x94099002
                            render MsgDesc: RT write SIMD16 LastRT Surface = 2 mlen 10 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0c098405
                            render MsgDesc: RT write SIMD8 Surface = 5 mlen 6 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0c098406
                            render MsgDesc: RT write SIMD8 Surface = 6 mlen 6 rlen 0 { align1 1Q };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8c099407
                            render MsgDesc: RT write SIMD8 LastRT Surface = 7 mlen 6 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x14098005
                            render MsgDesc: RT write SIMD16 Surface = 5 mlen 10 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x14098006
                            render MsgDesc: RT write SIMD16 Surface = 6 mlen 10 rlen 0 { align1 1H };
sendc(16)       null<1>UW       m1<8,8,1>F      0x94099007
                            render MsgDesc: RT write SIMD16 LastRT Surface = 7 mlen 10 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x8e099401
                            render MsgDesc: RT write SIMD8 LastRT Surface = 1 mlen 7 rlen 0 { align1 1Q EOT };
sendc(16)       null<1>UW       m1<8,8,1>F      0x98099001
                            render MsgDesc: RT write SIMD16 LastRT Surface = 1 mlen 12 rlen 0 { align1 1H EOT };
sendc(8)        null<1>UW       m1<8,8,1>F      0x0e098400
                            render MsgDesc: RT write SIMD8 Surface = 0 mlen 7 rlen 0 { align1 1Q };