1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
|
/*
* Copyright © 2021 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*/
#include <stdio.h>
#include <stdlib.h>
#include "drm-uapi/i915_drm.h"
#include "intel_device_info.h"
#include "intel_hwconfig.h"
#include "intel_hwconfig_types.h"
#include "intel/common/intel_gem.h"
#include "util/log.h"
#ifdef NDEBUG
#define DEBUG_BUILD false
#else
#define DEBUG_BUILD true
#endif
struct hwconfig {
uint32_t key;
uint32_t len;
uint32_t val[];
};
static char *
key_to_name(uint32_t key)
{
#define HANDLE(key_name) case key_name: return #key_name
switch (key) {
HANDLE(INTEL_HWCONFIG_MAX_SLICES_SUPPORTED);
HANDLE(INTEL_HWCONFIG_MAX_DUAL_SUBSLICES_SUPPORTED);
HANDLE(INTEL_HWCONFIG_MAX_NUM_EU_PER_DSS);
HANDLE(INTEL_HWCONFIG_NUM_PIXEL_PIPES);
HANDLE(INTEL_HWCONFIG_DEPRECATED_MAX_NUM_GEOMETRY_PIPES);
HANDLE(INTEL_HWCONFIG_DEPRECATED_L3_CACHE_SIZE_IN_KB);
HANDLE(INTEL_HWCONFIG_DEPRECATED_L3_BANK_COUNT);
HANDLE(INTEL_HWCONFIG_L3_CACHE_WAYS_SIZE_IN_BYTES);
HANDLE(INTEL_HWCONFIG_L3_CACHE_WAYS_PER_SECTOR);
HANDLE(INTEL_HWCONFIG_MAX_MEMORY_CHANNELS);
HANDLE(INTEL_HWCONFIG_MEMORY_TYPE);
HANDLE(INTEL_HWCONFIG_CACHE_TYPES);
HANDLE(INTEL_HWCONFIG_LOCAL_MEMORY_PAGE_SIZES_SUPPORTED);
HANDLE(INTEL_HWCONFIG_DEPRECATED_SLM_SIZE_IN_KB);
HANDLE(INTEL_HWCONFIG_NUM_THREADS_PER_EU);
HANDLE(INTEL_HWCONFIG_TOTAL_VS_THREADS);
HANDLE(INTEL_HWCONFIG_TOTAL_GS_THREADS);
HANDLE(INTEL_HWCONFIG_TOTAL_HS_THREADS);
HANDLE(INTEL_HWCONFIG_TOTAL_DS_THREADS);
HANDLE(INTEL_HWCONFIG_TOTAL_VS_THREADS_POCS);
HANDLE(INTEL_HWCONFIG_TOTAL_PS_THREADS);
HANDLE(INTEL_HWCONFIG_DEPRECATED_MAX_FILL_RATE);
HANDLE(INTEL_HWCONFIG_MAX_RCS);
HANDLE(INTEL_HWCONFIG_MAX_CCS);
HANDLE(INTEL_HWCONFIG_MAX_VCS);
HANDLE(INTEL_HWCONFIG_MAX_VECS);
HANDLE(INTEL_HWCONFIG_MAX_COPY_CS);
HANDLE(INTEL_HWCONFIG_DEPRECATED_URB_SIZE_IN_KB);
HANDLE(INTEL_HWCONFIG_MIN_VS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MAX_VS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MIN_PCS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MAX_PCS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MIN_HS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MAX_HS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MIN_GS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MAX_GS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MIN_DS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MAX_DS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_PUSH_CONSTANT_URB_RESERVED_SIZE);
HANDLE(INTEL_HWCONFIG_POCS_PUSH_CONSTANT_URB_RESERVED_SIZE);
HANDLE(INTEL_HWCONFIG_URB_REGION_ALIGNMENT_SIZE_IN_BYTES);
HANDLE(INTEL_HWCONFIG_URB_ALLOCATION_SIZE_UNITS_IN_BYTES);
HANDLE(INTEL_HWCONFIG_MAX_URB_SIZE_CCS_IN_BYTES);
HANDLE(INTEL_HWCONFIG_VS_MIN_DEREF_BLOCK_SIZE_HANDLE_COUNT);
HANDLE(INTEL_HWCONFIG_DS_MIN_DEREF_BLOCK_SIZE_HANDLE_COUNT);
HANDLE(INTEL_HWCONFIG_NUM_RT_STACKS_PER_DSS);
HANDLE(INTEL_HWCONFIG_MAX_URB_STARTING_ADDRESS);
HANDLE(INTEL_HWCONFIG_MIN_CS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_MAX_CS_URB_ENTRIES);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_URB);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_REST);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_DC);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_RO);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_Z);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_COLOR);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_UNIFIED_TILE_CACHE);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_COMMAND_BUFFER);
HANDLE(INTEL_HWCONFIG_L3_ALLOC_PER_BANK_RW);
HANDLE(INTEL_HWCONFIG_MAX_NUM_L3_CONFIGS);
HANDLE(INTEL_HWCONFIG_BINDLESS_SURFACE_OFFSET_BIT_COUNT);
HANDLE(INTEL_HWCONFIG_RESERVED_CCS_WAYS);
HANDLE(INTEL_HWCONFIG_CSR_SIZE_IN_MB);
HANDLE(INTEL_HWCONFIG_GEOMETRY_PIPES_PER_SLICE);
HANDLE(INTEL_HWCONFIG_L3_BANK_SIZE_IN_KB);
HANDLE(INTEL_HWCONFIG_SLM_SIZE_PER_DSS);
HANDLE(INTEL_HWCONFIG_MAX_PIXEL_FILL_RATE_PER_SLICE);
HANDLE(INTEL_HWCONFIG_MAX_PIXEL_FILL_RATE_PER_DSS);
HANDLE(INTEL_HWCONFIG_URB_SIZE_PER_SLICE_IN_KB);
HANDLE(INTEL_HWCONFIG_URB_SIZE_PER_L3_BANK_COUNT_IN_KB);
HANDLE(INTEL_HWCONFIG_MAX_SUBSLICE);
HANDLE(INTEL_HWCONFIG_MAX_EU_PER_SUBSLICE);
HANDLE(INTEL_HWCONFIG_RAMBO_L3_BANK_SIZE_IN_KB);
HANDLE(INTEL_HWCONFIG_SLM_SIZE_PER_SS_IN_KB);
#undef HANDLE
}
return "UNKNOWN_INTEL_HWCONFIG";
}
typedef void (*hwconfig_item_cb)(struct intel_device_info *devinfo,
const struct hwconfig *item);
static void
process_hwconfig_table(struct intel_device_info *devinfo,
const struct hwconfig *hwconfig,
int32_t hwconfig_len,
hwconfig_item_cb item_callback_func)
{
assert(hwconfig);
assert(hwconfig_len % 4 == 0);
const struct hwconfig *current = hwconfig;
const struct hwconfig *end =
(struct hwconfig*)(((uint32_t*)hwconfig) + (hwconfig_len / 4));
while (current < end) {
assert(current + 1 < end);
struct hwconfig *next =
(struct hwconfig*)((uint32_t*)current + 2 + current->len);
assert(next <= end);
item_callback_func(devinfo, current);
current = next;
}
assert(current == end);
}
/* If devinfo->apply_hwconfig is true, then we apply the hwconfig value.
*
* For debug builds, if devinfo->apply_hwconfig is false, we will compare the
* hwconfig value with the current value in the devinfo and log a warning
* message if they differ. This should help to make sure the values in our
* devinfo structures match what hwconfig is specified.
*/
#define DEVINFO_HWCONFIG(F, V) \
do { \
if (devinfo->apply_hwconfig) \
devinfo->F = V; \
else if (DEBUG_BUILD && devinfo->F != (V)) \
mesa_logw("%s (%u) != devinfo->%s (%u)", \
key_to_name(item->key), (V), #F, \
devinfo->F); \
} while (0)
static void
apply_hwconfig_item(struct intel_device_info *devinfo,
const struct hwconfig *item)
{
switch (item->key) {
case INTEL_HWCONFIG_MAX_SLICES_SUPPORTED:
case INTEL_HWCONFIG_MAX_DUAL_SUBSLICES_SUPPORTED:
case INTEL_HWCONFIG_NUM_PIXEL_PIPES:
case INTEL_HWCONFIG_DEPRECATED_MAX_NUM_GEOMETRY_PIPES:
case INTEL_HWCONFIG_DEPRECATED_L3_CACHE_SIZE_IN_KB:
case INTEL_HWCONFIG_DEPRECATED_L3_BANK_COUNT:
case INTEL_HWCONFIG_L3_CACHE_WAYS_SIZE_IN_BYTES:
case INTEL_HWCONFIG_L3_CACHE_WAYS_PER_SECTOR:
case INTEL_HWCONFIG_MAX_MEMORY_CHANNELS:
case INTEL_HWCONFIG_MEMORY_TYPE:
case INTEL_HWCONFIG_CACHE_TYPES:
case INTEL_HWCONFIG_LOCAL_MEMORY_PAGE_SIZES_SUPPORTED:
case INTEL_HWCONFIG_DEPRECATED_SLM_SIZE_IN_KB:
break; /* ignore */
case INTEL_HWCONFIG_MAX_NUM_EU_PER_DSS:
DEVINFO_HWCONFIG(max_eus_per_subslice, item->val[0]);
break;
case INTEL_HWCONFIG_NUM_THREADS_PER_EU:
DEVINFO_HWCONFIG(num_thread_per_eu, item->val[0]);
break;
case INTEL_HWCONFIG_TOTAL_VS_THREADS:
DEVINFO_HWCONFIG(max_vs_threads, item->val[0]);
break;
case INTEL_HWCONFIG_TOTAL_GS_THREADS:
DEVINFO_HWCONFIG(max_gs_threads, item->val[0]);
break;
case INTEL_HWCONFIG_TOTAL_HS_THREADS:
DEVINFO_HWCONFIG(max_tcs_threads, item->val[0]);
break;
case INTEL_HWCONFIG_TOTAL_DS_THREADS:
DEVINFO_HWCONFIG(max_tes_threads, item->val[0]);
break;
case INTEL_HWCONFIG_TOTAL_VS_THREADS_POCS:
break; /* ignore */
case INTEL_HWCONFIG_TOTAL_PS_THREADS:
DEVINFO_HWCONFIG(max_threads_per_psd, item->val[0] / 2);
break;
case INTEL_HWCONFIG_URB_SIZE_PER_SLICE_IN_KB:
DEVINFO_HWCONFIG(urb.size, item->val[0]);
break;
case INTEL_HWCONFIG_DEPRECATED_MAX_FILL_RATE:
case INTEL_HWCONFIG_MAX_RCS:
case INTEL_HWCONFIG_MAX_CCS:
case INTEL_HWCONFIG_MAX_VCS:
case INTEL_HWCONFIG_MAX_VECS:
case INTEL_HWCONFIG_MAX_COPY_CS:
case INTEL_HWCONFIG_DEPRECATED_URB_SIZE_IN_KB:
case INTEL_HWCONFIG_MIN_VS_URB_ENTRIES:
case INTEL_HWCONFIG_MAX_VS_URB_ENTRIES:
case INTEL_HWCONFIG_MIN_PCS_URB_ENTRIES:
case INTEL_HWCONFIG_MAX_PCS_URB_ENTRIES:
case INTEL_HWCONFIG_MIN_HS_URB_ENTRIES:
case INTEL_HWCONFIG_MAX_HS_URB_ENTRIES:
case INTEL_HWCONFIG_MIN_GS_URB_ENTRIES:
case INTEL_HWCONFIG_MAX_GS_URB_ENTRIES:
case INTEL_HWCONFIG_MIN_DS_URB_ENTRIES:
case INTEL_HWCONFIG_MAX_DS_URB_ENTRIES:
case INTEL_HWCONFIG_PUSH_CONSTANT_URB_RESERVED_SIZE:
case INTEL_HWCONFIG_POCS_PUSH_CONSTANT_URB_RESERVED_SIZE:
case INTEL_HWCONFIG_URB_REGION_ALIGNMENT_SIZE_IN_BYTES:
case INTEL_HWCONFIG_URB_ALLOCATION_SIZE_UNITS_IN_BYTES:
case INTEL_HWCONFIG_MAX_URB_SIZE_CCS_IN_BYTES:
case INTEL_HWCONFIG_VS_MIN_DEREF_BLOCK_SIZE_HANDLE_COUNT:
case INTEL_HWCONFIG_DS_MIN_DEREF_BLOCK_SIZE_HANDLE_COUNT:
case INTEL_HWCONFIG_NUM_RT_STACKS_PER_DSS:
case INTEL_HWCONFIG_MAX_URB_STARTING_ADDRESS:
case INTEL_HWCONFIG_MIN_CS_URB_ENTRIES:
case INTEL_HWCONFIG_MAX_CS_URB_ENTRIES:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_URB:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_REST:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_DC:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_RO:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_Z:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_COLOR:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_UNIFIED_TILE_CACHE:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_COMMAND_BUFFER:
case INTEL_HWCONFIG_L3_ALLOC_PER_BANK_RW:
case INTEL_HWCONFIG_MAX_NUM_L3_CONFIGS:
case INTEL_HWCONFIG_BINDLESS_SURFACE_OFFSET_BIT_COUNT:
case INTEL_HWCONFIG_RESERVED_CCS_WAYS:
case INTEL_HWCONFIG_CSR_SIZE_IN_MB:
case INTEL_HWCONFIG_GEOMETRY_PIPES_PER_SLICE:
case INTEL_HWCONFIG_L3_BANK_SIZE_IN_KB:
case INTEL_HWCONFIG_SLM_SIZE_PER_DSS:
case INTEL_HWCONFIG_MAX_PIXEL_FILL_RATE_PER_SLICE:
case INTEL_HWCONFIG_MAX_PIXEL_FILL_RATE_PER_DSS:
case INTEL_HWCONFIG_URB_SIZE_PER_L3_BANK_COUNT_IN_KB:
case INTEL_HWCONFIG_MAX_SUBSLICE:
case INTEL_HWCONFIG_MAX_EU_PER_SUBSLICE:
case INTEL_HWCONFIG_RAMBO_L3_BANK_SIZE_IN_KB:
case INTEL_HWCONFIG_SLM_SIZE_PER_SS_IN_KB:
default:
break; /* ignore */
}
}
bool
intel_hwconfig_process_table(struct intel_device_info *devinfo,
void *data, int32_t len)
{
process_hwconfig_table(devinfo, data, len, apply_hwconfig_item);
return devinfo->apply_hwconfig;
}
static void
print_hwconfig_item(struct intel_device_info *devinfo,
const struct hwconfig *item)
{
printf("%s: ", key_to_name(item->key));
for (int i = 0; i < item->len; i++)
printf(i ? ", 0x%x (%d)" : "0x%x (%d)", item->val[i],
item->val[i]);
printf("\n");
}
static void
intel_print_hwconfig_table(const struct hwconfig *hwconfig,
int32_t hwconfig_len)
{
process_hwconfig_table(NULL, hwconfig, hwconfig_len, print_hwconfig_item);
}
void
intel_get_and_print_hwconfig_table(int fd)
{
struct hwconfig *hwconfig;
int32_t hwconfig_len = 0;
hwconfig = intel_i915_query_alloc(fd, DRM_I915_QUERY_HWCONFIG_BLOB,
&hwconfig_len);
if (hwconfig) {
intel_print_hwconfig_table(hwconfig, hwconfig_len);
free(hwconfig);
}
}
|
