summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHung-Te Lin <hungte@chromium.org>2015-07-09 14:53:33 +0800
committerChromeOS Commit Bot <chromeos-commit-bot@chromium.org>2015-07-09 12:30:38 +0000
commit0e8c964915fffb58032bb59bdb31949de718ca90 (patch)
tree131745e2804d4d2c3d766cc864c2b03293c366e6
parentfbf631c845c08299f0bcbae3f311c5807d34c0d6 (diff)
downloadvboot-release-R45-7262.B.tar.gz
crossystem: Revise description of sw_wpsw_boot.release-R45-7262.B
The sw_wpsw_boot was made for some feature that was almost never completed, and only makes sense on Baytrail platforms. To prevent confusion we should address that in the crossystem description. BRANCH=none BUG=chromium:508269 TEST=make test Change-Id: I1fbc7a0e9e8c1f8503ae8ae9dfb6e80c8da892e3 Reviewed-on: https://chromium-review.googlesource.com/284425 Tested-by: Hung-Te Lin <hungte@chromium.org> Reviewed-by: Bill Richardson <wfrichar@chromium.org> Commit-Queue: Hung-Te Lin <hungte@chromium.org>
-rw-r--r--utility/crossystem.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/utility/crossystem.c b/utility/crossystem.c
index a6c2d742..606240e5 100644
--- a/utility/crossystem.c
+++ b/utility/crossystem.c
@@ -83,7 +83,7 @@ const Param sys_param_list[] = {
{"savedmem_base", 0, "RAM debug data area physical address", "0x%08x"},
{"savedmem_size", 0, "RAM debug data area size in bytes"},
{"sw_wpsw_boot", 0,
- "Firmware write protect software setting enabled at boot"},
+ "Firmware write protect software setting enabled at boot (Baytrail only)"},
{"tpm_attack", CAN_WRITE, "TPM was interrupted since this flag was cleared"},
{"tpm_fwver", 0, "Firmware version stored in TPM", "0x%08x"},
{"tpm_kernver", 0, "Kernel version stored in TPM", "0x%08x"},