diff options
| author | Rob Barnes <robbarnes@google.com> | 2021-05-07 17:16:53 -0600 |
|---|---|---|
| committer | Commit Bot <commit-bot@chromium.org> | 2021-05-10 19:56:16 +0000 |
| commit | fd27ad0b0502f53e8b367847ecc104b7d492a393 (patch) | |
| tree | e3199b133d6d5a4740991eec25b34628c10fa45b | |
| parent | af229f1ccb54b9c10954673771d9fd80e4538c82 (diff) | |
| download | chrome-ec-fd27ad0b0502f53e8b367847ecc104b7d492a393.tar.gz | |
guybrush: Enable 4 byte port80 codes
AMD SOCs send 4 byte port80 codes. This will allow these codes to be
properly displayed.
BUG=b:181598456
TEST=4 bytes port 80 codes seen during boot
BRANCH=None
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: Id9dab36e8fe5741fe43705e12caca35a111f269c
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/platform/ec/+/2881031
Reviewed-by: Eric Peers <epeers@google.com>
Reviewed-by: Diana Z <dzigterman@chromium.org>
Commit-Queue: Diana Z <dzigterman@chromium.org>
| -rw-r--r-- | baseboard/guybrush/baseboard.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/baseboard/guybrush/baseboard.h b/baseboard/guybrush/baseboard.h index 03052d2705..e7c0d66983 100644 --- a/baseboard/guybrush/baseboard.h +++ b/baseboard/guybrush/baseboard.h @@ -9,6 +9,7 @@ #define __CROS_EC_BASEBOARD_H /* NPCX9 config */ +#define CONFIG_PORT80_4_BYTE #define NPCX9_PWM1_SEL 1 /* GPIO C2 is used as PWM1. */ #define NPCX_UART_MODULE2 1 /* GPIO64/65 are used as UART pins. */ |