summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
* Update year range in copyright notice of binutils filesAlan Modra2023-01-01274-278/+278
* Update version number and regenerate filesNick Clifton2022-12-312-254/+264
* Add markers for 2.40 branchNick Clifton2022-12-311-0/+4
* x86: correct/improve TSX controlsJan Beulich2022-12-222-1/+32
* x86: add dependencies on SVMEJan Beulich2022-12-222-7/+49
* x86: add dependencies on VMXJan Beulich2022-12-222-2/+33
* x86: correct XSAVE* dependenciesJan Beulich2022-12-222-8/+10
* x86: correct dependencies of a few AVX512 sub-featuresJan Beulich2022-12-222-10/+10
* x86: add dependencies on AVX2Jan Beulich2022-12-222-9/+31
* x86: correct SSE dependenciesJan Beulich2022-12-222-48/+92
* x86: re-work ISA extension dependency handlingJan Beulich2022-12-222-997/+883
* x86: rename CheckRegSize to CheckOperandSizeJan Beulich2022-12-213-511/+511
* Re: x86: remove i386-opc.cAlan Modra2022-12-201-1/+0
* x86: omit Cpu prefixes from opcode tableJan Beulich2022-12-192-2220/+2238
* x86: change representation of extension opcodeJan Beulich2022-12-163-2286/+2288
* x86: further re-work insn/suffix recognition to also cover MOVSXJan Beulich2022-12-122-945/+892
* x86: drop (now) stray IsStringJan Beulich2022-12-122-26/+26
* x86: re-work insn/suffix recognitionJan Beulich2022-12-122-1290/+1118
* x86: revert disassembler parts of "x86: Allow 16-bit register source for LAR ...Jan Beulich2022-12-121-2/+14
* x86: generate template sets data at build timeJan Beulich2022-12-122-1/+2350
* x86: drop sentinel from i386_optab[]Jan Beulich2022-12-122-23/+0
* x86: remove i386-opc.cJan Beulich2022-12-125-36/+8
* x86: instantiate i386_{op,reg}tab[] in gas instead of in libopcodesJan Beulich2022-12-124-13/+7
* PowerPC: Add support for RFC02655 - Saturating Subtract InstructionPeter Bergner2022-12-071-0/+9
* PowerPC: Add support for RFC02656 - Enhanced Load Store with Length InstructionsPeter Bergner2022-12-071-0/+13
* x86: Remove unnecessary vex.w check for xh_mode in disassemblerHaochen Jiang2022-12-061-17/+12
* libopcodes/mips: add support for disassembler stylingAndrew Burgess2022-12-052-109/+201
* opcodes/mips: use .word/.short for undefined instructionsAndrew Burgess2022-12-051-3/+6
* x86: Allow 16-bit register source for LAR and LSLH.J. Lu2022-12-033-18/+6
* x86: drop most OPERAND_TYPE_* (and rework the rest)Jan Beulich2022-12-022-287/+0
* x86: also use D for XCHG and TESTJan Beulich2022-12-022-57/+9
* opcodes: Remove i386-init.h and i386-tbl.h from HFILESH.J. Lu2022-12-013-6/+0
* x86: drop No_ldSufJan Beulich2022-12-014-11598/+11594
* x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIXJan Beulich2022-12-012-4/+4
* x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIXJan Beulich2022-12-012-8/+8
* x86: clean up after removal of support for gcc <= 2.8.1Jan Beulich2022-11-302-36/+5
* x86: drop FloatRJan Beulich2022-11-304-11255/+11187
* RISC-V: Better support for long instructions (disassembler)Tsukasa OI2022-11-281-5/+9
* x86: widen applicability and use of CheckRegSizeJan Beulich2022-11-242-14/+14
* x86: add missing CheckRegSizeJan Beulich2022-11-242-6/+6
* x86: correct handling of LAR and LSLJan Beulich2022-11-243-6/+50
* PR16995, m68k coldfire emac immediate to macsr incorrect disassemblyAlan Modra2022-11-241-2/+2
* opcodes: Correct address for ARC's "isa_config" aux regShahab Vahedi2022-11-222-1/+7
* opcodes: Define NoSuf in i386-opc.tblH.J. Lu2022-11-171-1847/+1848
* i386: Move i386_seg_prefixes to gasH.J. Lu2022-11-172-11/+0
* RISC-V: Add T-Head Int vendor extensionChristoph Müllner2022-11-171-0/+4
* RISC-V: Add T-Head Fmv vendor extensionChristoph Müllner2022-11-171-0/+4
* Add AMD znver4 processor supportTejas Joshi2022-11-156-4052/+4129
* aarch64: Add support for Common Short Sequence Compression extensionAndre Vieira2022-11-146-49/+166
* x86: fold special-operand insn attributes into a single enumJan Beulich2022-11-144-11219/+11210
View Lorry Controller Status