summaryrefslogtreecommitdiff
path: root/opcodes/mips-opc.c
Commit message (Expand)AuthorAgeFilesLines
* Update year range in copyright notice of binutils filesAlan Modra2023-01-011-1/+1
* MIPS/opcodes: Fix alias annotation for branch instructionsMaciej W. Rozycki2022-03-061-5/+6
* Update year range in copyright notice of binutils filesAlan Modra2022-01-021-1/+1
* MIPS/opcodes: Reorder legacy COP0, COP2, COP3 opcode instructionsMaciej W. Rozycki2021-05-291-66/+68
* MIPS/opcodes: Accurately record coprocessor opcode CPU/ISA membershipMaciej W. Rozycki2021-05-291-51/+51
* MIPS/opcodes: Remove DMFC3 and DMTC3 instructionsMaciej W. Rozycki2021-05-291-4/+0
* MIPS/opcodes: Disassemble the RFE instructionMaciej W. Rozycki2021-05-291-2/+3
* MIPS/opcodes: Do not use CP0 register names for control registersMaciej W. Rozycki2021-05-291-12/+14
* MIPS/opcodes: Free up redundant `g' operand codeMaciej W. Rozycki2021-05-291-4/+3
* Use bool in opcodesAlan Modra2021-03-311-22/+22
* Update year range in copyright notice of binutils filesAlan Modra2021-01-011-1/+1
* Update year range in copyright notice of binutils filesAlan Modra2020-01-011-1/+1
* MIPS/gas: Reject $0 as source register for DAUI instructionFaraz Shahbazker2019-05-211-1/+1
* Add macro expansions for ADD, SUB, DADD and DSUB for MIPS r6Faraz Shahbazker2019-05-101-4/+4
* Add load-link, store-conditional paired EVA instructionsFaraz Shahbazker2019-05-061-0/+5
* [MIPS] Add load-link, store-conditional paired instructionsAndrew Bennett2019-04-261-0/+8
* [MIPS] Add RDHWR with the SEL field for MIPS R6.Robert Suchanek2019-04-091-0/+1
* Update year range in copyright notice of binutils filesAlan Modra2019-01-011-1/+1
* [MIPS] Add Loongson 3A1000 proccessor support.Chenghua Xu2018-08-291-1/+1
* [MIPS/GAS] Add Loongson EXT2 Instructions support.Chenghua Xu2018-08-291-0/+7
* [MIPS/GAS] Split Loongson EXT Instructions from loongson3a.Chenghua Xu2018-08-291-64/+66
* [MIPS/GAS] Split Loongson CAM Instructions from loongson3aChenghua Xu2018-08-291-4/+7
* MIPS/GAS: Split Loongson MMI Instructions from loongson2f/3aChenghua Xu2018-07-201-80/+83
* MIPS: Add Global INValidate ASE supportFaraz Shahbazker2018-06-141-0/+8
* MIPS: Add CRC ASE supportScott Egerton2018-06-131-0/+14
* MIPS: Fix encoding for MIPSr6 sigrie instruction.Henry Wong2018-02-121-1/+1
* Update year range in copyright notice of binutils filesAlan Modra2018-01-031-1/+1
* MIPS/opcodes: Reorder LSA and DLSA instructionsMaciej W. Rozycki2017-06-301-3/+3
* MIPS: Fix XPA base and Virtualization ASE instruction handlingMaciej W. Rozycki2017-06-301-8/+9
* MIPS: Add Imagination interAptiv MR2 MIPS32r3 processor supportMaciej W. Rozycki2017-06-281-0/+11
* MIPS/opcodes: Mark descriptive SYNC mnemonics as aliasesMaciej W. Rozycki2017-05-121-9/+9
* Update year range in copyright notice of all files.Alan Modra2017-01-021-1/+1
* MIPS/opcodes: Address issues with NAL disassemblyMaciej W. Rozycki2016-07-131-1/+1
* Add MIPS32 DSPr3 support.Matthew Fortune2016-05-111-0/+2
* Copyright update for binutilsAlan Modra2016-01-011-1/+1
* Move copy_u.w to MSA64 ASE, remove copy_u.d.Robert Suchanek2015-11-091-2/+1
* [MIPS] Map 'move' to 'or'.Simon Dardis2015-08-121-1/+1
* Remove trailing spaces in opcodesH.J. Lu2015-08-121-4/+4
* Add SIGRIE instruction for MIPS R6Robert Suchanek2015-08-101-0/+1
* MIPS: Fix constraint issues with the R6 beqc and bnec instructionsAndrew Bennett2015-03-131-2/+2
* Add support for MIPS R6 evp and dvp instructions.Andrew Bennett2015-03-131-0/+4
* ChangeLog rotatation and copyright year updateAlan Modra2015-01-021-1/+1
* Add in a JALRC alias and fix the NAL instruction.Matthew Fortune2014-12-161-1/+2
* MIPS: Add Octeon 3 supportNaveen H.S2014-10-311-3/+10
* Add support for MIPS R6.Andrew Bennett2014-09-151-347/+547
* [MIPS] Rename COPROC related macrosMatthew Fortune2014-07-291-120/+120
* [MIPS] Implement O32 FPXX, FP64 and FP64A ABI extensionsMatthew Fortune2014-07-291-8/+8
* Add MIPS r3 and r5 support.Andrew Bennett2014-05-071-0/+5
* Fix an issue with "Rearrange MIPS INSN* masks" patch.Andrew Bennett2014-05-071-3/+1
* Add support for the MIPS eXtended Physical Address (XPA) ASE.Andrew Bennett2014-04-231-2/+19
View Lorry Controller Status