summaryrefslogtreecommitdiff
path: root/opcodes/i386-opc.h
Commit message (Expand)AuthorAgeFilesLines
* Add support for intel TSXLDTRK instructions$Cui,Lili2020-04-071-0/+3
* Add support for intel SERIALIZE instructionLiliCui2020-04-021-0/+3
* x86: drop Rex64 attributeJan Beulich2020-03-061-3/+0
* x86: support VMGEXITJan Beulich2020-03-041-0/+3
* x86: Replace IgnoreSize/DefaultSize with MnemonicSizeH.J. Lu2020-03-031-4/+4
* x86: Remove CpuABM and add CpuPOPCNTH.J. Lu2020-02-171-6/+6
* x86: drop ShortForm attributeJan Beulich2020-02-111-3/+0
* x86: Accept Intel64 only instruction by defaultH.J. Lu2020-02-101-6/+11
* Update year range in copyright notice of binutils filesAlan Modra2020-01-011-1/+1
* x86: fold individual Jump* attributes into a single Jump oneJan Beulich2019-11-141-11/+8
* x86: make JumpAbsolute an insn attributeJan Beulich2019-11-141-3/+3
* x86: make AnySize an insn attributeJan Beulich2019-11-141-5/+4
* x86: fold EsSeg into IsStringJan Beulich2019-11-121-6/+8
* x86: eliminate ImmExt abuseJan Beulich2019-11-121-2/+3
* x86: introduce operand type "instance"Jan Beulich2019-11-121-11/+14
* x86: convert RegMask and RegBND from bitfield to enumeratorJan Beulich2019-11-081-7/+2
* x86: convert RegSIMD and RegMMX from bitfield to enumeratorJan Beulich2019-11-081-6/+2
* x86: convert Control/Debug/Test from bitfield to enumeratorJan Beulich2019-11-081-9/+3
* x86: convert SReg from bitfield to enumeratorJan Beulich2019-11-081-3/+1
* x86: introduce operand type "class"Jan Beulich2019-11-081-4/+13
* x86: support further AMD Zen2 instructionsJan Beulich2019-11-071-0/+6
* x86: slightly rearrange struct insn_templateJan Beulich2019-10-301-4/+4
* x86: drop stray WJan Beulich2019-10-301-1/+3
* x86: drop stale Mem enumeratorJan Beulich2019-07-171-3/+1
* x86: make RegMem an opcode modifierJan Beulich2019-07-161-7/+6
* x86: fold SReg{2,3}Jan Beulich2019-07-161-6/+3
* x86: drop Vec_Imm4Jan Beulich2019-07-011-4/+0
* Enable Intel AVX512_VP2INTERSECT insnH.J. Lu2019-06-041-0/+3
* Add support for Intel ENQCMD[S] instructionsH.J. Lu2019-06-041-0/+3
* x86: Support Intel AVX512 BF16Xuepeng Guo2019-04-051-0/+3
* Update year range in copyright notice of binutils filesAlan Modra2019-01-011-1/+1
* x86: fold Size{16,32,64} template attributesJan Beulich2018-10-101-6/+5
* x86: Support VEX/EVEX WIG encodingH.J. Lu2018-09-141-0/+2
* x86: use D attribute also for SIMD templatesJan Beulich2018-09-131-0/+2
* x86: Add CpuCMOV and CpuFXSRH.J. Lu2018-08-111-0/+6
* x86: fold RegEip/RegRip and RegEiz/RegRizJan Beulich2018-08-061-4/+2
* x86: drop "mem" operand type attributeJan Beulich2018-08-031-1/+0
* x86: fold various AVX512 templates with so far differing Masking attributesJan Beulich2018-07-311-2/+2
* x86: drop CpuVREXJan Beulich2018-07-311-3/+0
* x86: Expand Broadcast to 3 bitsH.J. Lu2018-07-251-1/+12
* x86: fold various AVX512VL templates into their AVX512F counterpartsJan Beulich2018-07-191-1/+2
* x86: Split vcvtps2{,u}qq and vcvttps2{,u}qqH.J. Lu2018-07-181-9/+9
* x86: replace off-by-one OTMaxJan Beulich2018-07-111-4/+4
* Enable Intel MOVDIRI, MOVDIR64B instructionsH.J. Lu2018-05-071-0/+6
* x86: Replace AddrPrefixOp0 with AddrPrefixOpRegH.J. Lu2018-05-071-3/+3
* Revert "Enable Intel MOVDIRI, MOVDIR64B instructions."Igor Tsimbalist2018-04-271-24/+0
* Enable Intel MOVDIRI, MOVDIR64B instructions.Igor Tsimbalist2018-04-261-0/+24
* x86: drop CpuRegMMX, CpuReg[XYZ]MM, and CpuRegMaskJan Beulich2018-04-261-15/+0
* x86: drop VexImmExtJan Beulich2018-04-261-3/+0
* Enable Intel CLDEMOTE instruction.Igor Tsimbalist2018-04-171-0/+3
View Lorry Controller Status