summaryrefslogtreecommitdiff
path: root/include
Commit message (Expand)AuthorAgeFilesLines
* opcodes int vs bfd_boolean fixesAlan Modra2021-03-292-1/+5
* include: always do unsigned left-shift in CTF_SET_STIDNick Alcock2021-03-252-8/+15
* AArch64: Add MTE register set support for GDB and gdbserverLuis Machado2021-03-241-0/+3
* elf: Rename EM_INTEL205 to EM_INTELGTH.J. Lu2021-03-192-1/+6
* Fix a potential buffer overrun qwhen writing out PE aux entries.Nick Clifton2021-03-162-2/+7
* RISC-V : Support bitmanip-0.93 ZBA/ZBB/ZBC instructionsKuan-Lin Chen2021-03-163-0/+112
* Add values for NetBSD .note.netbsd.ident notes (PaX).Frederic Cambus2021-03-122-0/+15
* aix: implement TLS relocation for gas and ldClément Chigot2021-03-125-51/+93
* aix: correct HOWTO table and add missing relocationsClément Chigot2021-03-122-27/+31
* bfd/binutils: add support for RISC-V CSRs in core filesAndrew Burgess2021-03-052-0/+7
* bfd/binutils: support for gdb target descriptions in the core fileAndrew Burgess2021-03-052-0/+9
* Split relocation defines out of coff/internal.hAlan Modra2021-03-037-149/+92
* libctf, include: remove the nondeduplicating CTF linkerNick Alcock2021-03-022-1/+7
* PR27451, -z start_stop_gcAlan Modra2021-03-012-0/+9
* Warn when a script redefines a symbolAlan Modra2021-02-212-2/+10
* libctf, include: find types of symbols by nameNick Alcock2021-02-202-0/+9
* RISC-V: PR27158, fixed UJ/SB types and added CSS/CL/CS types for .insn.Nelson Chu2021-02-192-64/+76
* RISC-V: Add bfd/cpu-riscv.h to support all spec versions controlling.Nelson Chu2021-02-182-69/+4
* IBM Z: Implement instruction set extensionsAndreas Krebbel2021-02-152-0/+6
* opcodes: tic54x: namespace exported variablesMike Frysinger2021-02-082-4/+21
* RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM.Nelson Chu2021-02-052-2/+5
* RISC-V: PR27348, Remove obsolete Xcustom support.Nelson Chu2021-02-052-72/+5
* gdb: riscv: enable sim integrationMike Frysinger2021-02-042-0/+103
* libctf: prohibit nameless ints, floats, typedefs and forwardsNick Alcock2021-02-042-2/+8
* libctf, ld: fix symtypetab and var section population under ld -rNick Alcock2021-02-042-0/+13
* RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions.Nelson Chu2021-02-043-112/+5
* RISC-V: Indent and GNU coding standards tidy, also aligned the code.Nelson Chu2021-01-152-44/+56
* RISC-V: Comments tidy and improvement.Nelson Chu2021-01-154-33/+24
* aarch64: Remove support for CSREKyrylo Tkachov2021-01-112-2/+5
* Add Changelog entries and NEWS entries for 2.36 branchNick Clifton2021-01-091-0/+4
* gdb/sim: add support for exporting memory mapMike Frysinger2021-01-072-0/+13
* RISC-V: Add pause hint instruction.Philipp Tomsich2021-01-073-0/+10
* RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructions (v0.93).Claire Xenia Wolf2021-01-073-1/+126
* libctf, include: support unnamed structure members betterNick Alcock2021-01-052-1/+11
* libctf, ld: prohibit getting the size or alignment of forwardsNick Alcock2021-01-052-2/+8
* PR27116, Spelling errors found by Debian style checkerAlan Modra2021-01-014-4/+10
* Update year range in copyright notice of binutils filesAlan Modra2021-01-01306-305/+309
* ChangeLog rotationAlan Modra2021-01-012-1008/+1022
* x86-64: Add Intel LAM property supportH.J. Lu2020-12-232-0/+7
* Assorted tidiesAlan Modra2020-12-182-3/+4
* Constify more arraysAlan Modra2020-12-182-1/+5
* constify elfNN_bedAlan Modra2020-12-162-0/+11
* xtensa constifyAlan Modra2020-12-162-15/+24
* Handle -z unique/-z nounique in ldVivek Das Mohapatra2020-12-152-0/+4
* Define a new DT_GNU_FLAGS_1 dynamic section for ld, readelf et alVivek Das Mohapatra2020-12-152-0/+8
* Update ELF headers and readelf with recent e_machine assignments.Cary Coutant2020-12-132-0/+16
* RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.Nelson Chu2020-12-102-0/+8
* RISC-V: Control fence.i and csr instructions by zifencei and zicsr.Nelson Chu2020-12-102-2/+8
* Remove references to the unofficial SHF_GNU_BUILD_NOTE section flag.Nick Clifton2020-12-072-1/+4
* RISC-V: Support to add implicit extensions for G.Nelson Chu2020-12-012-0/+6