sim: testsuite: flatten tree

Now that all port tests live under testsuite/sim/*/, and none live
in testsuite/ directly, flatten the structure by moving all of the
dirs under testsuite/sim/ to testsuite/ directly.

We need to stop passing --tool to dejagnu so that it searches all
dirs and not just ones that start with "sim".  Since we have no
other dirs in this tree, and no plans to add any, should be fine.

1 files changed, 427 insertions, 0 deletions

diff --git a/sim/testsuite/frv/fr550/cmsubhus.cgs b/sim/testsuite/frv/fr550/cmsubhus.cgs
new file mode 100644
index 00000000000..5cf676b7967
--- /dev/null
+++ b/sim/testsuite/frv/fr550/cmsubhus.cgs
@@ -0,0 +1,427 @@
+# frv testcase for cmsubhus $FRi,$FRj,$FRj,$CCi,$cond
+# mach: all
+
+	.include "../testutils.inc"
+
+	start
+
+	.global cmsubhus
+cmsubhus:
+	set_spr_immed	0x1b1b,cccr
+
+	set_fr_iimmed	0x0000,0x0000,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,1
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xdead,0xbeef,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x1234,0x5678,fr10
+	set_fr_iimmed	0x1111,0x1111,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,1
+	test_fr_limmed	0x0123,0x4567,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x7ffe,0x7ffe,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,1
+	test_fr_limmed	0x7ffc,0x7ffd,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0001,0x0002,fr11
+	cmsubhus	fr10,fr11,fr12,cc4,1
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_spr_bits	0x3c,2,0x4,msr0		; msr0.sie is set
+	test_spr_bits	2,1,1,msr0		; msr0.ovf set
+	test_spr_bits	1,0,1,msr0		; msr0.aovf set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc4,1
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_spr_bits	0x3c,2,0x8,msr0		; msr0.sie is set
+	test_spr_bits	2,1,1,msr0		; msr0.ovf set
+	test_spr_bits	1,0,1,msr0		; msr0.aovf set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0002,fr11
+	cmsubhus.p	fr10,fr10,fr12,cc4,1
+	cmsubhus	fr10,fr11,fr13,cc4,1
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_fr_limmed	0x0000,0x0000,fr13
+	test_spr_bits	0x3c,2,0xc,msr0		; msr0.sie is set
+	test_spr_bits	2,1,1,msr0		; msr0.ovf set
+	test_spr_bits	1,0,1,msr0		; msr0.aovf set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0000,0x0000,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,0
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xdead,0xbeef,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x1234,0x5678,fr10
+	set_fr_iimmed	0x1111,0x1111,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,0
+	test_fr_limmed	0x0123,0x4567,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x7ffe,0x7ffe,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,0
+	test_fr_limmed	0x7ffc,0x7ffd,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0001,0x0002,fr11
+	cmsubhus	fr10,fr11,fr12,cc5,0
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_spr_bits	0x3c,2,0x4,msr0		; msr0.sie is set
+	test_spr_bits	2,1,1,msr0		; msr0.ovf set
+	test_spr_bits	1,0,1,msr0		; msr0.aovf set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc5,0
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_spr_bits	0x3c,2,0x8,msr0		; msr0.sie is set
+	test_spr_bits	2,1,1,msr0		; msr0.ovf set
+	test_spr_bits	1,0,1,msr0		; msr0.aovf set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0002,fr11
+	cmsubhus.p	fr10,fr10,fr12,cc5,0
+	cmsubhus	fr10,fr11,fr13,cc5,0
+	test_fr_limmed	0x0000,0x0000,fr12
+	test_fr_limmed	0x0000,0x0000,fr13
+	test_spr_bits	0x3c,2,0xc,msr0		; msr0.sie is set
+	test_spr_bits	2,1,1,msr0		; msr0.ovf set
+	test_spr_bits	1,0,1,msr0		; msr0.aovf set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt set
+
+	set_fr_iimmed	0xdead,0xbeef,fr12
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0000,0x0000,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x1234,0x5678,fr10
+	set_fr_iimmed	0x1111,0x1111,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x7ffe,0x7ffe,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc0,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0001,0x0002,fr11
+	cmsubhus	fr10,fr11,fr12,cc4,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc4,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr13
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0002,fr11
+	cmsubhus.p	fr10,fr10,fr12,cc4,0
+	cmsubhus	fr10,fr11,fr13,cc4,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_fr_limmed	0xbeef,0xdead,fr13
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xdead,0xbeef,fr12
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0000,0x0000,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x1234,0x5678,fr10
+	set_fr_iimmed	0x1111,0x1111,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x7ffe,0x7ffe,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc1,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0001,0x0002,fr11
+	cmsubhus	fr10,fr11,fr12,cc5,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc5,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr13
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0002,fr11
+	cmsubhus.p	fr10,fr10,fr12,cc5,1
+	cmsubhus	fr10,fr11,fr13,cc5,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_fr_limmed	0xbeef,0xdead,fr13
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xdead,0xbeef,fr12
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0000,0x0000,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc2,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc2,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x1234,0x5678,fr10
+	set_fr_iimmed	0x1111,0x1111,fr11
+	cmsubhus	fr10,fr11,fr12,cc2,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x7ffe,0x7ffe,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc2,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0001,0x0002,fr11
+	cmsubhus	fr10,fr11,fr12,cc6,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc6,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr13
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0002,fr11
+	cmsubhus.p	fr10,fr10,fr12,cc6,0
+	cmsubhus	fr10,fr11,fr13,cc6,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_fr_limmed	0xbeef,0xdead,fr13
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+;
+	set_fr_iimmed	0xdead,0xbeef,fr12
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0000,0x0000,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc3,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr10
+	set_fr_iimmed	0x0000,0x0000,fr11
+	cmsubhus	fr10,fr11,fr12,cc3,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x1234,0x5678,fr10
+	set_fr_iimmed	0x1111,0x1111,fr11
+	cmsubhus	fr10,fr11,fr12,cc3,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x7ffe,0x7ffe,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc3,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0001,0x0002,fr11
+	cmsubhus	fr10,fr11,fr12,cc7,0
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0001,fr11
+	cmsubhus	fr10,fr11,fr12,cc7,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	set_fr_iimmed	0xbeef,0xdead,fr13
+	set_spr_immed	0,msr0
+	set_fr_iimmed	0x0001,0x0001,fr10
+	set_fr_iimmed	0x0002,0x0002,fr11
+	cmsubhus.p	fr10,fr10,fr12,cc7,0
+	cmsubhus	fr10,fr11,fr13,cc7,1
+	test_fr_limmed	0xdead,0xbeef,fr12
+	test_fr_limmed	0xbeef,0xdead,fr13
+	test_spr_bits	0x3c,2,0,msr0		; msr0.sie is clear
+	test_spr_bits	2,1,0,msr0		; msr0.ovf not set
+	test_spr_bits	1,0,0,msr0		; msr0.aovf not set
+	test_spr_bits	0x7000,12,1,msr0	; msr0.mtt always set
+
+	pass