summaryrefslogtreecommitdiff
path: root/sim/testsuite/frv/bhilr.cgs
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2021-01-05 22:09:57 -0500
committerMike Frysinger <vapier@gentoo.org>2021-01-15 19:18:34 -0500
commit1368b914e93a3af332f787d3d41c106d11bb90da (patch)
tree9893ccae5d2d8cbf2ce855e09d6b8f30b56a21bc /sim/testsuite/frv/bhilr.cgs
parente403a898b5893337baea73bcb001ece74042f351 (diff)
downloadbinutils-gdb-1368b914e93a3af332f787d3d41c106d11bb90da.tar.gz
sim: testsuite: flatten tree
Now that all port tests live under testsuite/sim/*/, and none live in testsuite/ directly, flatten the structure by moving all of the dirs under testsuite/sim/ to testsuite/ directly. We need to stop passing --tool to dejagnu so that it searches all dirs and not just ones that start with "sim". Since we have no other dirs in this tree, and no plans to add any, should be fine.
Diffstat (limited to 'sim/testsuite/frv/bhilr.cgs')
-rw-r--r--sim/testsuite/frv/bhilr.cgs80
1 files changed, 80 insertions, 0 deletions
diff --git a/sim/testsuite/frv/bhilr.cgs b/sim/testsuite/frv/bhilr.cgs
new file mode 100644
index 00000000000..927643b2170
--- /dev/null
+++ b/sim/testsuite/frv/bhilr.cgs
@@ -0,0 +1,80 @@
+# frv testcase for bhilr $ICCi,$hint
+# mach: all
+
+ .include "testutils.inc"
+
+ start
+
+ .global bhilr
+bhilr:
+ set_spr_addr ok1,lr
+ set_icc 0x0 0
+ bhilr icc0,0
+ fail
+ok1:
+ set_spr_addr bad,lr
+ set_icc 0x1 1
+ bhilr icc1,1
+
+ set_spr_addr ok3,lr
+ set_icc 0x2 2
+ bhilr icc2,2
+ fail
+ok3:
+ set_spr_addr bad,lr
+ set_icc 0x3 3
+ bhilr icc3,3
+
+ set_spr_addr bad,lr
+ set_icc 0x4 0
+ bhilr icc0,0
+
+ set_spr_addr bad,lr
+ set_icc 0x5 1
+ bhilr icc1,1
+
+ set_spr_addr bad,lr
+ set_icc 0x6 2
+ bhilr icc2,2
+
+ set_spr_addr bad,lr
+ set_icc 0x7 3
+ bhilr icc3,3
+
+ set_spr_addr ok9,lr
+ set_icc 0x8 0
+ bhilr icc0,0
+ fail
+ok9:
+ set_spr_addr bad,lr
+ set_icc 0x9 1
+ bhilr icc1,1
+
+ set_spr_addr okb,lr
+ set_icc 0xa 2
+ bhilr icc2,2
+ fail
+okb:
+ set_spr_addr bad,lr
+ set_icc 0xb 3
+ bhilr icc3,3
+
+ set_spr_addr bad,lr
+ set_icc 0xc 0
+ bhilr icc0,0
+
+ set_spr_addr bad,lr
+ set_icc 0xd 1
+ bhilr icc1,1
+
+ set_spr_addr bad,lr
+ set_icc 0xe 2
+ bhilr icc2,2
+
+ set_spr_addr bad,lr
+ set_icc 0xf 3
+ bhilr icc3,3
+
+ pass
+bad:
+ fail