summaryrefslogtreecommitdiff
path: root/sim/testsuite/arm/iwmmxt/waligni.cgs
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2021-01-05 22:09:57 -0500
committerMike Frysinger <vapier@gentoo.org>2021-01-15 19:18:34 -0500
commit1368b914e93a3af332f787d3d41c106d11bb90da (patch)
tree9893ccae5d2d8cbf2ce855e09d6b8f30b56a21bc /sim/testsuite/arm/iwmmxt/waligni.cgs
parente403a898b5893337baea73bcb001ece74042f351 (diff)
downloadbinutils-gdb-1368b914e93a3af332f787d3d41c106d11bb90da.tar.gz
sim: testsuite: flatten tree
Now that all port tests live under testsuite/sim/*/, and none live in testsuite/ directly, flatten the structure by moving all of the dirs under testsuite/sim/ to testsuite/ directly. We need to stop passing --tool to dejagnu so that it searches all dirs and not just ones that start with "sim". Since we have no other dirs in this tree, and no plans to add any, should be fine.
Diffstat (limited to 'sim/testsuite/arm/iwmmxt/waligni.cgs')
-rw-r--r--sim/testsuite/arm/iwmmxt/waligni.cgs43
1 files changed, 43 insertions, 0 deletions
diff --git a/sim/testsuite/arm/iwmmxt/waligni.cgs b/sim/testsuite/arm/iwmmxt/waligni.cgs
new file mode 100644
index 00000000000..dc99dae9c42
--- /dev/null
+++ b/sim/testsuite/arm/iwmmxt/waligni.cgs
@@ -0,0 +1,43 @@
+# Intel(r) Wireless MMX(tm) technology testcase for WALIGNI
+# mach: xscale
+# as: -mcpu=xscale+iwmmxt
+
+ .include "testutils.inc"
+
+ start
+
+ .global waligni
+waligni:
+ # Enable access to CoProcessors 0 & 1 before
+ # we attempt these instructions.
+
+ mvi_h_gr r1, 3
+ mcr p15, 0, r1, cr15, cr1, 0
+
+ # Test 2 byte align
+
+ mvi_h_gr r0, 0x12345678
+ mvi_h_gr r1, 0x9abcdef0
+ mvi_h_gr r2, 0x11111111
+ mvi_h_gr r3, 0x00000000
+ mvi_h_gr r4, 0
+ mvi_h_gr r5, 0
+
+ tmcrr wr0, r0, r1
+ tmcrr wr1, r2, r3
+ tmcrr wr2, r4, r5
+
+ waligni wr2, wr0, wr1, #2
+
+ tmrrc r0, r1, wr0
+ tmrrc r2, r3, wr1
+ tmrrc r4, r5, wr2
+
+ test_h_gr r0, 0x12345678
+ test_h_gr r1, 0x9abcdef0
+ test_h_gr r2, 0x11111111
+ test_h_gr r3, 0x00000000
+ test_h_gr r4, 0xdef01234
+ test_h_gr r5, 0x11119abc
+
+ pass