blob: e4770efb22b9eeafafc7379941c38e5f46140a6e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
/*
* include/asm-x86/cache.h
*/
#ifndef __ARCH_X86_CACHE_H
#define __ARCH_X86_CACHE_H
/* L1 cache line size */
#define L1_CACHE_SHIFT (CONFIG_X86_L1_CACHE_SHIFT)
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
#define __read_mostly __section(".data.read_mostly")
#ifndef __ASSEMBLY__
void cache_flush(const void *addr, unsigned int size);
void cache_writeback(const void *addr, unsigned int size);
#endif
#endif
|
