summaryrefslogtreecommitdiff
path: root/xen/arch/arm/include/asm/cadence-uart.h
blob: 48680eea4bee40aaae18ebf5d0a298a11e8586df (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
/*
 * xen/include/asm-arm/cadence-uart.h
 *
 * Written by Edgar E. Iglesias <edgar.iglesias@xilinx.com>
 * Copyright (C) 2015 Xilinx Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __ASM_ARM_CADENCE_UART_H__
#define __ASM_ARM_CADENCE_UART_H__

#define R_UART_CR    0x00
#define UART_CR_RX_RST       0x01
#define UART_CR_TX_RST       0x02
#define UART_CR_RX_ENABLE    0x04
#define UART_CR_RX_DISABLE   0x08
#define UART_CR_TX_ENABLE    0x10
#define UART_CR_TX_DISABLE   0x20

#define R_UART_MR    0x04
#define UART_MR_NO_PARITY    0x20

#define R_UART_IER   0x08
#define R_UART_IDR   0x0C
#define R_UART_IMR   0x10
#define R_UART_CISR  0x14
#define R_UART_RTRIG 0x20
#define R_UART_SR    0x2C
#define UART_SR_INTR_RTRIG   0x01
#define UART_SR_INTR_REMPTY  0x02
#define UART_SR_INTR_TEMPTY  0x08
#define UART_SR_INTR_TFUL    0x10

#define R_UART_TX    0x30
#define R_UART_RX    0x30

#endif /* __ASM_ARM_CADENCE_UART_H */

/*
 * Local variables:
 * mode: C
 * c-file-style: "BSD"
 * c-basic-offset: 4
 * indent-tabs-mode: nil
 * End:
 */