blob: 9166a1d6542f0055a8a6561b198588a19178d165 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
|
/*
* xen/arch/arm/arm32/proc-caxx.c
*
* arm V7 Cortex A15 and A7 initialisation
*
* Julien Grall <julien.grall@linaro.org>
* Copyright (c) 2014 Linaro Limited.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <asm/procinfo.h>
#include <asm/processor.h>
#define ACTLR_SMP (1 << 6)
static void caxx_vcpu_initialise(struct vcpu *v)
{
/* If the guest has more 1 VCPU, enable the SMP bit in ACTLR */
if ( v->domain->max_vcpus > 1 )
v->arch.actlr |= ACTLR_SMP;
else
v->arch.actlr &= ~ACTLR_SMP;
}
const struct processor caxx_processor = {
.vcpu_initialise = caxx_vcpu_initialise,
};
|