summaryrefslogtreecommitdiff
path: root/arch/arm/dts/stm32f469-pinctrl.dtsi
blob: 1e2bb0191e6dbf56f75509ab0da32e26ee5fe468 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
// SPDX-License-Identifier: GPL-2.0+ OR X11
/*
 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com>
 */

#include "stm32f4-pinctrl.dtsi"

/ {
	soc {
		pinctrl: pin-controller {
			compatible = "st,stm32f469-pinctrl";

			gpioa: gpio@40020000 {
				gpio-ranges = <&pinctrl 0 0 16>;
			};

			gpiob: gpio@40020400 {
				gpio-ranges = <&pinctrl 0 16 16>;
			};

			gpioc: gpio@40020800 {
				gpio-ranges = <&pinctrl 0 32 16>;
			};

			gpiod: gpio@40020c00 {
				gpio-ranges = <&pinctrl 0 48 16>;
			};

			gpioe: gpio@40021000 {
				gpio-ranges = <&pinctrl 0 64 16>;
			};

			gpiof: gpio@40021400 {
				gpio-ranges = <&pinctrl 0 80 16>;
			};

			gpiog: gpio@40021800 {
				gpio-ranges = <&pinctrl 0 96 16>;
			};

			gpioh: gpio@40021c00 {
				gpio-ranges = <&pinctrl 0 112 16>;
			};

			gpioi: gpio@40022000 {
				gpio-ranges = <&pinctrl 0 128 16>;
			};

			gpioj: gpio@40022400 {
				gpio-ranges = <&pinctrl 0 144 6>,
					      <&pinctrl 12 156 4>;
			};

			gpiok: gpio@40022800 {
				gpio-ranges = <&pinctrl 3 163 5>;
			};
		};
	};
};