summaryrefslogtreecommitdiff
path: root/arch/arm/dts/k3-j721s2-ddr-evm-lp4-4266.dtsi
blob: c91576bf09323e7bfcb4746def2e0fb69bd59096 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
 * This file was generated by the Jacinto7_DDRSS_RegConfigTool, Revision: 0.7.0
 * This file was generated on 10/14/2021
 */

#define DDRSS_PLL_FHS_CNT 10
#define DDRSS_PLL_FREQUENCY_0 27500000
#define DDRSS_PLL_FREQUENCY_1 1066500000
#define DDRSS_PLL_FREQUENCY_2 1066500000

#define MULTI_DDR_CFG_INTRLV_GRAN 0
#define MULTI_DDR_CFG_INTRLV_SIZE 11
#define MULTI_DDR_CFG_ECC_ENABLE 0
#define MULTI_DDR_CFG_HYBRID_SELECT 0
#define MULTI_DDR_CFG_EMIFS_ACTIVE 3

#define DDRSS0_CTL_00_DATA 0x00000B00
#define DDRSS0_CTL_01_DATA 0x00000000
#define DDRSS0_CTL_02_DATA 0x00000000
#define DDRSS0_CTL_03_DATA 0x00000000
#define DDRSS0_CTL_04_DATA 0x00000000
#define DDRSS0_CTL_05_DATA 0x00000000
#define DDRSS0_CTL_06_DATA 0x00000000
#define DDRSS0_CTL_07_DATA 0x00002AF8
#define DDRSS0_CTL_08_DATA 0x0001ADAF
#define DDRSS0_CTL_09_DATA 0x00000005
#define DDRSS0_CTL_10_DATA 0x0000006E
#define DDRSS0_CTL_11_DATA 0x000681C8
#define DDRSS0_CTL_12_DATA 0x004111C9
#define DDRSS0_CTL_13_DATA 0x00000005
#define DDRSS0_CTL_14_DATA 0x000010A9
#define DDRSS0_CTL_15_DATA 0x000681C8
#define DDRSS0_CTL_16_DATA 0x004111C9
#define DDRSS0_CTL_17_DATA 0x00000005
#define DDRSS0_CTL_18_DATA 0x000010A9
#define DDRSS0_CTL_19_DATA 0x01010000
#define DDRSS0_CTL_20_DATA 0x02011001
#define DDRSS0_CTL_21_DATA 0x02010000
#define DDRSS0_CTL_22_DATA 0x00020100
#define DDRSS0_CTL_23_DATA 0x0000000B
#define DDRSS0_CTL_24_DATA 0x0000001C
#define DDRSS0_CTL_25_DATA 0x00000000
#define DDRSS0_CTL_26_DATA 0x00000000
#define DDRSS0_CTL_27_DATA 0x03020200
#define DDRSS0_CTL_28_DATA 0x00005656
#define DDRSS0_CTL_29_DATA 0x00100000
#define DDRSS0_CTL_30_DATA 0x00000000
#define DDRSS0_CTL_31_DATA 0x00000000
#define DDRSS0_CTL_32_DATA 0x00000000
#define DDRSS0_CTL_33_DATA 0x00000000
#define DDRSS0_CTL_34_DATA 0x040C0000
#define DDRSS0_CTL_35_DATA 0x12481248
#define DDRSS0_CTL_36_DATA 0x00050804
#define DDRSS0_CTL_37_DATA 0x09040008
#define DDRSS0_CTL_38_DATA 0x15000204
#define DDRSS0_CTL_39_DATA 0x1760008B
#define DDRSS0_CTL_40_DATA 0x1500422B
#define DDRSS0_CTL_41_DATA 0x1760008B
#define DDRSS0_CTL_42_DATA 0x2000422B
#define DDRSS0_CTL_43_DATA 0x000A0A09
#define DDRSS0_CTL_44_DATA 0x0400078A
#define DDRSS0_CTL_45_DATA 0x1E161104
#define DDRSS0_CTL_46_DATA 0x10012458
#define DDRSS0_CTL_47_DATA 0x1E161110
#define DDRSS0_CTL_48_DATA 0x10012458
#define DDRSS0_CTL_49_DATA 0x02030410
#define DDRSS0_CTL_50_DATA 0x2C040500
#define DDRSS0_CTL_51_DATA 0x08292C29
#define DDRSS0_CTL_52_DATA 0x14000E0A
#define DDRSS0_CTL_53_DATA 0x04010A0A
#define DDRSS0_CTL_54_DATA 0x01010004
#define DDRSS0_CTL_55_DATA 0x04545408
#define DDRSS0_CTL_56_DATA 0x04313104
#define DDRSS0_CTL_57_DATA 0x00003131
#define DDRSS0_CTL_58_DATA 0x00010100
#define DDRSS0_CTL_59_DATA 0x03010000
#define DDRSS0_CTL_60_DATA 0x00001508
#define DDRSS0_CTL_61_DATA 0x000000CE
#define DDRSS0_CTL_62_DATA 0x0000032B
#define DDRSS0_CTL_63_DATA 0x00002073
#define DDRSS0_CTL_64_DATA 0x0000032B
#define DDRSS0_CTL_65_DATA 0x00002073
#define DDRSS0_CTL_66_DATA 0x00000005
#define DDRSS0_CTL_67_DATA 0x00050000
#define DDRSS0_CTL_68_DATA 0x00CB0012
#define DDRSS0_CTL_69_DATA 0x00CB0408
#define DDRSS0_CTL_70_DATA 0x00400408
#define DDRSS0_CTL_71_DATA 0x00120103
#define DDRSS0_CTL_72_DATA 0x00100005
#define DDRSS0_CTL_73_DATA 0x2F080010
#define DDRSS0_CTL_74_DATA 0x0505012F
#define DDRSS0_CTL_75_DATA 0x0401030A
#define DDRSS0_CTL_76_DATA 0x041E100B
#define DDRSS0_CTL_77_DATA 0x100B0401
#define DDRSS0_CTL_78_DATA 0x0001041E
#define DDRSS0_CTL_79_DATA 0x00160016
#define DDRSS0_CTL_80_DATA 0x033B033B
#define DDRSS0_CTL_81_DATA 0x033B033B
#define DDRSS0_CTL_82_DATA 0x03050505
#define DDRSS0_CTL_83_DATA 0x03010303
#define DDRSS0_CTL_84_DATA 0x200B100B
#define DDRSS0_CTL_85_DATA 0x04041004
#define DDRSS0_CTL_86_DATA 0x200B100B
#define DDRSS0_CTL_87_DATA 0x04041004
#define DDRSS0_CTL_88_DATA 0x03010000
#define DDRSS0_CTL_89_DATA 0x00010000
#define DDRSS0_CTL_90_DATA 0x00000000
#define DDRSS0_CTL_91_DATA 0x00000000
#define DDRSS0_CTL_92_DATA 0x01000000
#define DDRSS0_CTL_93_DATA 0x80104002
#define DDRSS0_CTL_94_DATA 0x00000000
#define DDRSS0_CTL_95_DATA 0x00040005
#define DDRSS0_CTL_96_DATA 0x00000000
#define DDRSS0_CTL_97_DATA 0x00050000
#define DDRSS0_CTL_98_DATA 0x00000004
#define DDRSS0_CTL_99_DATA 0x00000000
#define DDRSS0_CTL_100_DATA 0x00040005
#define DDRSS0_CTL_101_DATA 0x00000000
#define DDRSS0_CTL_102_DATA 0x00003380
#define DDRSS0_CTL_103_DATA 0x00003380
#define DDRSS0_CTL_104_DATA 0x00003380
#define DDRSS0_CTL_105_DATA 0x00003380
#define DDRSS0_CTL_106_DATA 0x00003380
#define DDRSS0_CTL_107_DATA 0x00000000
#define DDRSS0_CTL_108_DATA 0x000005A2
#define DDRSS0_CTL_109_DATA 0x00081CC0
#define DDRSS0_CTL_110_DATA 0x00081CC0
#define DDRSS0_CTL_111_DATA 0x00081CC0
#define DDRSS0_CTL_112_DATA 0x00081CC0
#define DDRSS0_CTL_113_DATA 0x00081CC0
#define DDRSS0_CTL_114_DATA 0x00000000
#define DDRSS0_CTL_115_DATA 0x0000E325
#define DDRSS0_CTL_116_DATA 0x00081CC0
#define DDRSS0_CTL_117_DATA 0x00081CC0
#define DDRSS0_CTL_118_DATA 0x00081CC0
#define DDRSS0_CTL_119_DATA 0x00081CC0
#define DDRSS0_CTL_120_DATA 0x00081CC0
#define DDRSS0_CTL_121_DATA 0x00000000
#define DDRSS0_CTL_122_DATA 0x0000E325
#define DDRSS0_CTL_123_DATA 0x00000000
#define DDRSS0_CTL_124_DATA 0x00000000
#define DDRSS0_CTL_125_DATA 0x00000000
#define DDRSS0_CTL_126_DATA 0x00000000
#define DDRSS0_CTL_127_DATA 0x00000000
#define DDRSS0_CTL_128_DATA 0x00000000
#define DDRSS0_CTL_129_DATA 0x00000000
#define DDRSS0_CTL_130_DATA 0x00000000
#define DDRSS0_CTL_131_DATA 0x0B030500
#define DDRSS0_CTL_132_DATA 0x00040B04
#define DDRSS0_CTL_133_DATA 0x0A090000
#define DDRSS0_CTL_134_DATA 0x0A090701
#define DDRSS0_CTL_135_DATA 0x0900000E
#define DDRSS0_CTL_136_DATA 0x0907010A
#define DDRSS0_CTL_137_DATA 0x00000E0A
#define DDRSS0_CTL_138_DATA 0x07010A09
#define DDRSS0_CTL_139_DATA 0x000E0A09
#define DDRSS0_CTL_140_DATA 0x07000401
#define DDRSS0_CTL_141_DATA 0x00000000
#define DDRSS0_CTL_142_DATA 0x00000000
#define DDRSS0_CTL_143_DATA 0x00000000
#define DDRSS0_CTL_144_DATA 0x00000000
#define DDRSS0_CTL_145_DATA 0x00000000
#define DDRSS0_CTL_146_DATA 0x00000000
#define DDRSS0_CTL_147_DATA 0x00000000
#define DDRSS0_CTL_148_DATA 0x08080000
#define DDRSS0_CTL_149_DATA 0x01000000
#define DDRSS0_CTL_150_DATA 0x800000C0
#define DDRSS0_CTL_151_DATA 0x800000C0
#define DDRSS0_CTL_152_DATA 0x800000C0
#define DDRSS0_CTL_153_DATA 0x00000000
#define DDRSS0_CTL_154_DATA 0x00001500
#define DDRSS0_CTL_155_DATA 0x00000000
#define DDRSS0_CTL_156_DATA 0x00000001
#define DDRSS0_CTL_157_DATA 0x00000002
#define DDRSS0_CTL_158_DATA 0x0000100E
#define DDRSS0_CTL_159_DATA 0x00000000
#define DDRSS0_CTL_160_DATA 0x00000000
#define DDRSS0_CTL_161_DATA 0x00000000
#define DDRSS0_CTL_162_DATA 0x00000000
#define DDRSS0_CTL_163_DATA 0x00000000
#define DDRSS0_CTL_164_DATA 0x000B0000
#define DDRSS0_CTL_165_DATA 0x000E0006
#define DDRSS0_CTL_166_DATA 0x000E0404
#define DDRSS0_CTL_167_DATA 0x00D601AB
#define DDRSS0_CTL_168_DATA 0x10100216
#define DDRSS0_CTL_169_DATA 0x01AB0216
#define DDRSS0_CTL_170_DATA 0x021600D6
#define DDRSS0_CTL_171_DATA 0x02161010
#define DDRSS0_CTL_172_DATA 0x00000000
#define DDRSS0_CTL_173_DATA 0x00000000
#define DDRSS0_CTL_174_DATA 0x00000000
#define DDRSS0_CTL_175_DATA 0x3FF40084
#define DDRSS0_CTL_176_DATA 0x33003FF4
#define DDRSS0_CTL_177_DATA 0x00003333
#define DDRSS0_CTL_178_DATA 0x56000000
#define DDRSS0_CTL_179_DATA 0x27270056
#define DDRSS0_CTL_180_DATA 0x0F0F0000
#define DDRSS0_CTL_181_DATA 0x16000000
#define DDRSS0_CTL_182_DATA 0x00841616
#define DDRSS0_CTL_183_DATA 0x3FF43FF4
#define DDRSS0_CTL_184_DATA 0x33333300
#define DDRSS0_CTL_185_DATA 0x00000000
#define DDRSS0_CTL_186_DATA 0x00565600
#define DDRSS0_CTL_187_DATA 0x00002727
#define DDRSS0_CTL_188_DATA 0x00000F0F
#define DDRSS0_CTL_189_DATA 0x16161600
#define DDRSS0_CTL_190_DATA 0x00000020
#define DDRSS0_CTL_191_DATA 0x00000000
#define DDRSS0_CTL_192_DATA 0x00000001
#define DDRSS0_CTL_193_DATA 0x00000000
#define DDRSS0_CTL_194_DATA 0x01000000
#define DDRSS0_CTL_195_DATA 0x00000001
#define DDRSS0_CTL_196_DATA 0x00000000
#define DDRSS0_CTL_197_DATA 0x00000000
#define DDRSS0_CTL_198_DATA 0x00000000
#define DDRSS0_CTL_199_DATA 0x00000000
#define DDRSS0_CTL_200_DATA 0x00000000
#define DDRSS0_CTL_201_DATA 0x00000000
#define DDRSS0_CTL_202_DATA 0x00000000
#define DDRSS0_CTL_203_DATA 0x00000000
#define DDRSS0_CTL_204_DATA 0x00000000
#define DDRSS0_CTL_205_DATA 0x00000000
#define DDRSS0_CTL_206_DATA 0x02000000
#define DDRSS0_CTL_207_DATA 0x01080101
#define DDRSS0_CTL_208_DATA 0x00000000
#define DDRSS0_CTL_209_DATA 0x00000000
#define DDRSS0_CTL_210_DATA 0x00000000
#define DDRSS0_CTL_211_DATA 0x00000000
#define DDRSS0_CTL_212_DATA 0x00000000
#define DDRSS0_CTL_213_DATA 0x00000000
#define DDRSS0_CTL_214_DATA 0x00000000
#define DDRSS0_CTL_215_DATA 0x00000000
#define DDRSS0_CTL_216_DATA 0x00000000
#define DDRSS0_CTL_217_DATA 0x00000000
#define DDRSS0_CTL_218_DATA 0x00000000
#define DDRSS0_CTL_219_DATA 0x00000000
#define DDRSS0_CTL_220_DATA 0x00000000
#define DDRSS0_CTL_221_DATA 0x00000000
#define DDRSS0_CTL_222_DATA 0x00001000
#define DDRSS0_CTL_223_DATA 0x006403E8
#define DDRSS0_CTL_224_DATA 0x00000000
#define DDRSS0_CTL_225_DATA 0x00000000
#define DDRSS0_CTL_226_DATA 0x00000000
#define DDRSS0_CTL_227_DATA 0x15110000
#define DDRSS0_CTL_228_DATA 0x00040C18
#define DDRSS0_CTL_229_DATA 0x00000000
#define DDRSS0_CTL_230_DATA 0x00000000
#define DDRSS0_CTL_231_DATA 0x00000000
#define DDRSS0_CTL_232_DATA 0x00000000
#define DDRSS0_CTL_233_DATA 0x00000000
#define DDRSS0_CTL_234_DATA 0x00000000
#define DDRSS0_CTL_235_DATA 0x00000000
#define DDRSS0_CTL_236_DATA 0x00000000
#define DDRSS0_CTL_237_DATA 0x00000000
#define DDRSS0_CTL_238_DATA 0x00000000
#define DDRSS0_CTL_239_DATA 0x00000000
#define DDRSS0_CTL_240_DATA 0x00000000
#define DDRSS0_CTL_241_DATA 0x00000000
#define DDRSS0_CTL_242_DATA 0x00030000
#define DDRSS0_CTL_243_DATA 0x00000000
#define DDRSS0_CTL_244_DATA 0x00000000
#define DDRSS0_CTL_245_DATA 0x00000000
#define DDRSS0_CTL_246_DATA 0x00000000
#define DDRSS0_CTL_247_DATA 0x00000000
#define DDRSS0_CTL_248_DATA 0x00000000
#define DDRSS0_CTL_249_DATA 0x00000000
#define DDRSS0_CTL_250_DATA 0x00000000
#define DDRSS0_CTL_251_DATA 0x00000000
#define DDRSS0_CTL_252_DATA 0x00000000
#define DDRSS0_CTL_253_DATA 0x00000000
#define DDRSS0_CTL_254_DATA 0x00000000
#define DDRSS0_CTL_255_DATA 0x00000000
#define DDRSS0_CTL_256_DATA 0x00000000
#define DDRSS0_CTL_257_DATA 0x01000200
#define DDRSS0_CTL_258_DATA 0x00370040
#define DDRSS0_CTL_259_DATA 0x00020008
#define DDRSS0_CTL_260_DATA 0x00400100
#define DDRSS0_CTL_261_DATA 0x00400855
#define DDRSS0_CTL_262_DATA 0x01000200
#define DDRSS0_CTL_263_DATA 0x08550040
#define DDRSS0_CTL_264_DATA 0x00000040
#define DDRSS0_CTL_265_DATA 0x006B0003
#define DDRSS0_CTL_266_DATA 0x0100006B
#define DDRSS0_CTL_267_DATA 0x00000000
#define DDRSS0_CTL_268_DATA 0x00000000
#define DDRSS0_CTL_269_DATA 0x00000202
#define DDRSS0_CTL_270_DATA 0x00001FFF
#define DDRSS0_CTL_271_DATA 0x3FFF2000
#define DDRSS0_CTL_272_DATA 0x03FF0000
#define DDRSS0_CTL_273_DATA 0x000103FF
#define DDRSS0_CTL_274_DATA 0x0FFF0B00
#define DDRSS0_CTL_275_DATA 0x01010001
#define DDRSS0_CTL_276_DATA 0x01010101
#define DDRSS0_CTL_277_DATA 0x01180101
#define DDRSS0_CTL_278_DATA 0x00030000
#define DDRSS0_CTL_279_DATA 0x00000000
#define DDRSS0_CTL_280_DATA 0x00000000
#define DDRSS0_CTL_281_DATA 0x00000000
#define DDRSS0_CTL_282_DATA 0x00000000
#define DDRSS0_CTL_283_DATA 0x00000000
#define DDRSS0_CTL_284_DATA 0x00000000
#define DDRSS0_CTL_285_DATA 0x00000000
#define DDRSS0_CTL_286_DATA 0x00040101
#define DDRSS0_CTL_287_DATA 0x04010100
#define DDRSS0_CTL_288_DATA 0x00000000
#define DDRSS0_CTL_289_DATA 0x00000000
#define DDRSS0_CTL_290_DATA 0x03030300
#define DDRSS0_CTL_291_DATA 0x00000001
#define DDRSS0_CTL_292_DATA 0x00000000
#define DDRSS0_CTL_293_DATA 0x00000000
#define DDRSS0_CTL_294_DATA 0x00000000
#define DDRSS0_CTL_295_DATA 0x00000000
#define DDRSS0_CTL_296_DATA 0x00000000
#define DDRSS0_CTL_297_DATA 0x00000000
#define DDRSS0_CTL_298_DATA 0x00000000
#define DDRSS0_CTL_299_DATA 0x00000000
#define DDRSS0_CTL_300_DATA 0x00000000
#define DDRSS0_CTL_301_DATA 0x00000000
#define DDRSS0_CTL_302_DATA 0x00000000
#define DDRSS0_CTL_303_DATA 0x00000000
#define DDRSS0_CTL_304_DATA 0x00000000
#define DDRSS0_CTL_305_DATA 0x00000000
#define DDRSS0_CTL_306_DATA 0x00000000
#define DDRSS0_CTL_307_DATA 0x00000000
#define DDRSS0_CTL_308_DATA 0x00000000
#define DDRSS0_CTL_309_DATA 0x00000000
#define DDRSS0_CTL_310_DATA 0x00000000
#define DDRSS0_CTL_311_DATA 0x00000000
#define DDRSS0_CTL_312_DATA 0x00000000
#define DDRSS0_CTL_313_DATA 0x01000000
#define DDRSS0_CTL_314_DATA 0x00020201
#define DDRSS0_CTL_315_DATA 0x01000101
#define DDRSS0_CTL_316_DATA 0x01010001
#define DDRSS0_CTL_317_DATA 0x00010101
#define DDRSS0_CTL_318_DATA 0x050A0A03
#define DDRSS0_CTL_319_DATA 0x10081F1F
#define DDRSS0_CTL_320_DATA 0x00090310
#define DDRSS0_CTL_321_DATA 0x0B0C030F
#define DDRSS0_CTL_322_DATA 0x0B0C0306
#define DDRSS0_CTL_323_DATA 0x0C090006
#define DDRSS0_CTL_324_DATA 0x0100000C
#define DDRSS0_CTL_325_DATA 0x08040801
#define DDRSS0_CTL_326_DATA 0x00000004
#define DDRSS0_CTL_327_DATA 0x00000000
#define DDRSS0_CTL_328_DATA 0x00010000
#define DDRSS0_CTL_329_DATA 0x00280D00
#define DDRSS0_CTL_330_DATA 0x00000001
#define DDRSS0_CTL_331_DATA 0x00030001
#define DDRSS0_CTL_332_DATA 0x00000000
#define DDRSS0_CTL_333_DATA 0x00000000
#define DDRSS0_CTL_334_DATA 0x00000000
#define DDRSS0_CTL_335_DATA 0x00000000
#define DDRSS0_CTL_336_DATA 0x00000000
#define DDRSS0_CTL_337_DATA 0x00000000
#define DDRSS0_CTL_338_DATA 0x00000000
#define DDRSS0_CTL_339_DATA 0x00000000
#define DDRSS0_CTL_340_DATA 0x01000000
#define DDRSS0_CTL_341_DATA 0x00000001
#define DDRSS0_CTL_342_DATA 0x00010100
#define DDRSS0_CTL_343_DATA 0x03030000
#define DDRSS0_CTL_344_DATA 0x00000000
#define DDRSS0_CTL_345_DATA 0x00000000
#define DDRSS0_CTL_346_DATA 0x00000000
#define DDRSS0_CTL_347_DATA 0x00000000
#define DDRSS0_CTL_348_DATA 0x00000000
#define DDRSS0_CTL_349_DATA 0x00000000
#define DDRSS0_CTL_350_DATA 0x00000000
#define DDRSS0_CTL_351_DATA 0x00000000
#define DDRSS0_CTL_352_DATA 0x00000000
#define DDRSS0_CTL_353_DATA 0x00000000
#define DDRSS0_CTL_354_DATA 0x00000000
#define DDRSS0_CTL_355_DATA 0x00000000
#define DDRSS0_CTL_356_DATA 0x00000000
#define DDRSS0_CTL_357_DATA 0x00000000
#define DDRSS0_CTL_358_DATA 0x00000000
#define DDRSS0_CTL_359_DATA 0x00000000
#define DDRSS0_CTL_360_DATA 0x000556AA
#define DDRSS0_CTL_361_DATA 0x000AAAAA
#define DDRSS0_CTL_362_DATA 0x000AA955
#define DDRSS0_CTL_363_DATA 0x00055555
#define DDRSS0_CTL_364_DATA 0x000B3133
#define DDRSS0_CTL_365_DATA 0x0004CD33
#define DDRSS0_CTL_366_DATA 0x0004CECC
#define DDRSS0_CTL_367_DATA 0x000B32CC
#define DDRSS0_CTL_368_DATA 0x00010300
#define DDRSS0_CTL_369_DATA 0x03000100
#define DDRSS0_CTL_370_DATA 0x00000000
#define DDRSS0_CTL_371_DATA 0x00000000
#define DDRSS0_CTL_372_DATA 0x00000000
#define DDRSS0_CTL_373_DATA 0x00000000
#define DDRSS0_CTL_374_DATA 0x00000000
#define DDRSS0_CTL_375_DATA 0x00000000
#define DDRSS0_CTL_376_DATA 0x00000000
#define DDRSS0_CTL_377_DATA 0x00010000
#define DDRSS0_CTL_378_DATA 0x00000404
#define DDRSS0_CTL_379_DATA 0x00000000
#define DDRSS0_CTL_380_DATA 0x00000000
#define DDRSS0_CTL_381_DATA 0x00000000
#define DDRSS0_CTL_382_DATA 0x00000000
#define DDRSS0_CTL_383_DATA 0x00000000
#define DDRSS0_CTL_384_DATA 0x00000000
#define DDRSS0_CTL_385_DATA 0x00000000
#define DDRSS0_CTL_386_DATA 0x00000000
#define DDRSS0_CTL_387_DATA 0x3A3A1B00
#define DDRSS0_CTL_388_DATA 0x000A0000
#define DDRSS0_CTL_389_DATA 0x0000019C
#define DDRSS0_CTL_390_DATA 0x00000200
#define DDRSS0_CTL_391_DATA 0x00000200
#define DDRSS0_CTL_392_DATA 0x00000200
#define DDRSS0_CTL_393_DATA 0x00000200
#define DDRSS0_CTL_394_DATA 0x000004D4
#define DDRSS0_CTL_395_DATA 0x00001018
#define DDRSS0_CTL_396_DATA 0x00000204
#define DDRSS0_CTL_397_DATA 0x000040E6
#define DDRSS0_CTL_398_DATA 0x00000200
#define DDRSS0_CTL_399_DATA 0x00000200
#define DDRSS0_CTL_400_DATA 0x00000200
#define DDRSS0_CTL_401_DATA 0x00000200
#define DDRSS0_CTL_402_DATA 0x0000C2B2
#define DDRSS0_CTL_403_DATA 0x000288FC
#define DDRSS0_CTL_404_DATA 0x00000E15
#define DDRSS0_CTL_405_DATA 0x000040E6
#define DDRSS0_CTL_406_DATA 0x00000200
#define DDRSS0_CTL_407_DATA 0x00000200
#define DDRSS0_CTL_408_DATA 0x00000200
#define DDRSS0_CTL_409_DATA 0x00000200
#define DDRSS0_CTL_410_DATA 0x0000C2B2
#define DDRSS0_CTL_411_DATA 0x000288FC
#define DDRSS0_CTL_412_DATA 0x02020E15
#define DDRSS0_CTL_413_DATA 0x03030202
#define DDRSS0_CTL_414_DATA 0x00000022
#define DDRSS0_CTL_415_DATA 0x00000000
#define DDRSS0_CTL_416_DATA 0x00000000
#define DDRSS0_CTL_417_DATA 0x00001403
#define DDRSS0_CTL_418_DATA 0x000007D0
#define DDRSS0_CTL_419_DATA 0x00000000
#define DDRSS0_CTL_420_DATA 0x00000000
#define DDRSS0_CTL_421_DATA 0x00030000
#define DDRSS0_CTL_422_DATA 0x0007001F
#define DDRSS0_CTL_423_DATA 0x001B0033
#define DDRSS0_CTL_424_DATA 0x001B0033
#define DDRSS0_CTL_425_DATA 0x00000000
#define DDRSS0_CTL_426_DATA 0x00000000
#define DDRSS0_CTL_427_DATA 0x02000000
#define DDRSS0_CTL_428_DATA 0x01000404
#define DDRSS0_CTL_429_DATA 0x0B1E0B1E
#define DDRSS0_CTL_430_DATA 0x00000105
#define DDRSS0_CTL_431_DATA 0x00010101
#define DDRSS0_CTL_432_DATA 0x00010101
#define DDRSS0_CTL_433_DATA 0x00010001
#define DDRSS0_CTL_434_DATA 0x00000101
#define DDRSS0_CTL_435_DATA 0x02000201
#define DDRSS0_CTL_436_DATA 0x02010000
#define DDRSS0_CTL_437_DATA 0x00000200
#define DDRSS0_CTL_438_DATA 0x28060000
#define DDRSS0_CTL_439_DATA 0x00000128
#define DDRSS0_CTL_440_DATA 0xFFFFFFFF
#define DDRSS0_CTL_441_DATA 0xFFFFFFFF
#define DDRSS0_CTL_442_DATA 0x00000000
#define DDRSS0_CTL_443_DATA 0x00000000
#define DDRSS0_CTL_444_DATA 0x00000000
#define DDRSS0_CTL_445_DATA 0x00000000
#define DDRSS0_CTL_446_DATA 0x00000000
#define DDRSS0_CTL_447_DATA 0x00000000
#define DDRSS0_CTL_448_DATA 0x00000000
#define DDRSS0_CTL_449_DATA 0x00000000
#define DDRSS0_CTL_450_DATA 0x00000000
#define DDRSS0_CTL_451_DATA 0x00000000
#define DDRSS0_CTL_452_DATA 0x00000000
#define DDRSS0_CTL_453_DATA 0x00000000
#define DDRSS0_CTL_454_DATA 0x00000000
#define DDRSS0_CTL_455_DATA 0x00000000
#define DDRSS0_CTL_456_DATA 0x00000000
#define DDRSS0_CTL_457_DATA 0x00000000
#define DDRSS0_CTL_458_DATA 0x00000000

#define DDRSS0_PI_00_DATA 0x00000B00
#define DDRSS0_PI_01_DATA 0x00000000
#define DDRSS0_PI_02_DATA 0x00000000
#define DDRSS0_PI_03_DATA 0x00000000
#define DDRSS0_PI_04_DATA 0x00000000
#define DDRSS0_PI_05_DATA 0x00000101
#define DDRSS0_PI_06_DATA 0x00640000
#define DDRSS0_PI_07_DATA 0x00000001
#define DDRSS0_PI_08_DATA 0x00000000
#define DDRSS0_PI_09_DATA 0x00000000
#define DDRSS0_PI_10_DATA 0x00000000
#define DDRSS0_PI_11_DATA 0x00000000
#define DDRSS0_PI_12_DATA 0x00000007
#define DDRSS0_PI_13_DATA 0x00010002
#define DDRSS0_PI_14_DATA 0x0800000F
#define DDRSS0_PI_15_DATA 0x00000103
#define DDRSS0_PI_16_DATA 0x00000005
#define DDRSS0_PI_17_DATA 0x00000000
#define DDRSS0_PI_18_DATA 0x00000000
#define DDRSS0_PI_19_DATA 0x00000000
#define DDRSS0_PI_20_DATA 0x00000000
#define DDRSS0_PI_21_DATA 0x00000000
#define DDRSS0_PI_22_DATA 0x00000000
#define DDRSS0_PI_23_DATA 0x00000000
#define DDRSS0_PI_24_DATA 0x00000000
#define DDRSS0_PI_25_DATA 0x00000000
#define DDRSS0_PI_26_DATA 0x00010100
#define DDRSS0_PI_27_DATA 0x00280A00
#define DDRSS0_PI_28_DATA 0x00000000
#define DDRSS0_PI_29_DATA 0x0F000000
#define DDRSS0_PI_30_DATA 0x00003200
#define DDRSS0_PI_31_DATA 0x00000000
#define DDRSS0_PI_32_DATA 0x00000000
#define DDRSS0_PI_33_DATA 0x01010102
#define DDRSS0_PI_34_DATA 0x00000000
#define DDRSS0_PI_35_DATA 0x000000AA
#define DDRSS0_PI_36_DATA 0x00000055
#define DDRSS0_PI_37_DATA 0x000000B5
#define DDRSS0_PI_38_DATA 0x0000004A
#define DDRSS0_PI_39_DATA 0x00000056
#define DDRSS0_PI_40_DATA 0x000000A9
#define DDRSS0_PI_41_DATA 0x000000A9
#define DDRSS0_PI_42_DATA 0x000000B5
#define DDRSS0_PI_43_DATA 0x00000000
#define DDRSS0_PI_44_DATA 0x00000000
#define DDRSS0_PI_45_DATA 0x000F0F00
#define DDRSS0_PI_46_DATA 0x0000001B
#define DDRSS0_PI_47_DATA 0x000007D0
#define DDRSS0_PI_48_DATA 0x00000300
#define DDRSS0_PI_49_DATA 0x00000000
#define DDRSS0_PI_50_DATA 0x00000000
#define DDRSS0_PI_51_DATA 0x01000000
#define DDRSS0_PI_52_DATA 0x00010101
#define DDRSS0_PI_53_DATA 0x00000000
#define DDRSS0_PI_54_DATA 0x00030000
#define DDRSS0_PI_55_DATA 0x0F000000
#define DDRSS0_PI_56_DATA 0x00000017
#define DDRSS0_PI_57_DATA 0x00000000
#define DDRSS0_PI_58_DATA 0x00000000
#define DDRSS0_PI_59_DATA 0x00000000
#define DDRSS0_PI_60_DATA 0x0A0A140A
#define DDRSS0_PI_61_DATA 0x10020101
#define DDRSS0_PI_62_DATA 0x00020805
#define DDRSS0_PI_63_DATA 0x01000404
#define DDRSS0_PI_64_DATA 0x00000000
#define DDRSS0_PI_65_DATA 0x00000000
#define DDRSS0_PI_66_DATA 0x00000100
#define DDRSS0_PI_67_DATA 0x0001010F
#define DDRSS0_PI_68_DATA 0x00340000
#define DDRSS0_PI_69_DATA 0x00000000
#define DDRSS0_PI_70_DATA 0x00000000
#define DDRSS0_PI_71_DATA 0x0000FFFF
#define DDRSS0_PI_72_DATA 0x00000000
#define DDRSS0_PI_73_DATA 0x00080000
#define DDRSS0_PI_74_DATA 0x02000200
#define DDRSS0_PI_75_DATA 0x01000100
#define DDRSS0_PI_76_DATA 0x01000000
#define DDRSS0_PI_77_DATA 0x02000200
#define DDRSS0_PI_78_DATA 0x00000200
#define DDRSS0_PI_79_DATA 0x00000000
#define DDRSS0_PI_80_DATA 0x00000000
#define DDRSS0_PI_81_DATA 0x00000000
#define DDRSS0_PI_82_DATA 0x00000000
#define DDRSS0_PI_83_DATA 0x00000000
#define DDRSS0_PI_84_DATA 0x00000000
#define DDRSS0_PI_85_DATA 0x00000000
#define DDRSS0_PI_86_DATA 0x00000000
#define DDRSS0_PI_87_DATA 0x00000000
#define DDRSS0_PI_88_DATA 0x00000000
#define DDRSS0_PI_89_DATA 0x00000000
#define DDRSS0_PI_90_DATA 0x00000000
#define DDRSS0_PI_91_DATA 0x00000400
#define DDRSS0_PI_92_DATA 0x02010000
#define DDRSS0_PI_93_DATA 0x00080003
#define DDRSS0_PI_94_DATA 0x00080000
#define DDRSS0_PI_95_DATA 0x00000001
#define DDRSS0_PI_96_DATA 0x00000000
#define DDRSS0_PI_97_DATA 0x0000AA00
#define DDRSS0_PI_98_DATA 0x00000000
#define DDRSS0_PI_99_DATA 0x00000000
#define DDRSS0_PI_100_DATA 0x00010000
#define DDRSS0_PI_101_DATA 0x00000000
#define DDRSS0_PI_102_DATA 0x00000000
#define DDRSS0_PI_103_DATA 0x00000000
#define DDRSS0_PI_104_DATA 0x00000000
#define DDRSS0_PI_105_DATA 0x00000000
#define DDRSS0_PI_106_DATA 0x00000000
#define DDRSS0_PI_107_DATA 0x00000000
#define DDRSS0_PI_108_DATA 0x00000000
#define DDRSS0_PI_109_DATA 0x00000000
#define DDRSS0_PI_110_DATA 0x00000000
#define DDRSS0_PI_111_DATA 0x00000000
#define DDRSS0_PI_112_DATA 0x00000000
#define DDRSS0_PI_113_DATA 0x00000000
#define DDRSS0_PI_114_DATA 0x00000000
#define DDRSS0_PI_115_DATA 0x00000000
#define DDRSS0_PI_116_DATA 0x00000000
#define DDRSS0_PI_117_DATA 0x00000000
#define DDRSS0_PI_118_DATA 0x00000000
#define DDRSS0_PI_119_DATA 0x00000000
#define DDRSS0_PI_120_DATA 0x00000000
#define DDRSS0_PI_121_DATA 0x00000000
#define DDRSS0_PI_122_DATA 0x00000000
#define DDRSS0_PI_123_DATA 0x00000000
#define DDRSS0_PI_124_DATA 0x00000000
#define DDRSS0_PI_125_DATA 0x00000008
#define DDRSS0_PI_126_DATA 0x00000000
#define DDRSS0_PI_127_DATA 0x00000000
#define DDRSS0_PI_128_DATA 0x00000000
#define DDRSS0_PI_129_DATA 0x00000000
#define DDRSS0_PI_130_DATA 0x00000000
#define DDRSS0_PI_131_DATA 0x00000000
#define DDRSS0_PI_132_DATA 0x00000000
#define DDRSS0_PI_133_DATA 0x00000000
#define DDRSS0_PI_134_DATA 0x00000002
#define DDRSS0_PI_135_DATA 0x00000000
#define DDRSS0_PI_136_DATA 0x00000000
#define DDRSS0_PI_137_DATA 0x0000000A
#define DDRSS0_PI_138_DATA 0x00000019
#define DDRSS0_PI_139_DATA 0x00000100
#define DDRSS0_PI_140_DATA 0x00000000
#define DDRSS0_PI_141_DATA 0x00000000
#define DDRSS0_PI_142_DATA 0x00000000
#define DDRSS0_PI_143_DATA 0x00000000
#define DDRSS0_PI_144_DATA 0x01000000
#define DDRSS0_PI_145_DATA 0x00010003
#define DDRSS0_PI_146_DATA 0x02000101
#define DDRSS0_PI_147_DATA 0x01030001
#define DDRSS0_PI_148_DATA 0x00010400
#define DDRSS0_PI_149_DATA 0x06000105
#define DDRSS0_PI_150_DATA 0x01070001
#define DDRSS0_PI_151_DATA 0x00000000
#define DDRSS0_PI_152_DATA 0x00000000
#define DDRSS0_PI_153_DATA 0x00000000
#define DDRSS0_PI_154_DATA 0x00010001
#define DDRSS0_PI_155_DATA 0x00000000
#define DDRSS0_PI_156_DATA 0x00000000
#define DDRSS0_PI_157_DATA 0x00000000
#define DDRSS0_PI_158_DATA 0x00000000
#define DDRSS0_PI_159_DATA 0x00000401
#define DDRSS0_PI_160_DATA 0x00000000
#define DDRSS0_PI_161_DATA 0x00010000
#define DDRSS0_PI_162_DATA 0x00000000
#define DDRSS0_PI_163_DATA 0x2B2B0200
#define DDRSS0_PI_164_DATA 0x00000034
#define DDRSS0_PI_165_DATA 0x00000064
#define DDRSS0_PI_166_DATA 0x00020064
#define DDRSS0_PI_167_DATA 0x02000200
#define DDRSS0_PI_168_DATA 0x48120C04
#define DDRSS0_PI_169_DATA 0x00154812
#define DDRSS0_PI_170_DATA 0x000000CE
#define DDRSS0_PI_171_DATA 0x0000032B
#define DDRSS0_PI_172_DATA 0x00002073
#define DDRSS0_PI_173_DATA 0x0000032B
#define DDRSS0_PI_174_DATA 0x04002073
#define DDRSS0_PI_175_DATA 0x01010404
#define DDRSS0_PI_176_DATA 0x00001501
#define DDRSS0_PI_177_DATA 0x00150015
#define DDRSS0_PI_178_DATA 0x01000100
#define DDRSS0_PI_179_DATA 0x00000100
#define DDRSS0_PI_180_DATA 0x00000000
#define DDRSS0_PI_181_DATA 0x01010101
#define DDRSS0_PI_182_DATA 0x00000101
#define DDRSS0_PI_183_DATA 0x00000000
#define DDRSS0_PI_184_DATA 0x00000000
#define DDRSS0_PI_185_DATA 0x15040000
#define DDRSS0_PI_186_DATA 0x0E0E0215
#define DDRSS0_PI_187_DATA 0x00040402
#define DDRSS0_PI_188_DATA 0x000D0035
#define DDRSS0_PI_189_DATA 0x00218049
#define DDRSS0_PI_190_DATA 0x00218049
#define DDRSS0_PI_191_DATA 0x01010101
#define DDRSS0_PI_192_DATA 0x0004000E
#define DDRSS0_PI_193_DATA 0x00040216
#define DDRSS0_PI_194_DATA 0x01000216
#define DDRSS0_PI_195_DATA 0x000F000F
#define DDRSS0_PI_196_DATA 0x02170100
#define DDRSS0_PI_197_DATA 0x01000217
#define DDRSS0_PI_198_DATA 0x02170217
#define DDRSS0_PI_199_DATA 0x32103200
#define DDRSS0_PI_200_DATA 0x01013210
#define DDRSS0_PI_201_DATA 0x0A070601
#define DDRSS0_PI_202_DATA 0x1F130A0D
#define DDRSS0_PI_203_DATA 0x1F130A14
#define DDRSS0_PI_204_DATA 0x0000C014
#define DDRSS0_PI_205_DATA 0x00C01000
#define DDRSS0_PI_206_DATA 0x00C01000
#define DDRSS0_PI_207_DATA 0x00021000
#define DDRSS0_PI_208_DATA 0x0024000E
#define DDRSS0_PI_209_DATA 0x00240216
#define DDRSS0_PI_210_DATA 0x00110216
#define DDRSS0_PI_211_DATA 0x32000056
#define DDRSS0_PI_212_DATA 0x00000301
#define DDRSS0_PI_213_DATA 0x005B0036
#define DDRSS0_PI_214_DATA 0x03013212
#define DDRSS0_PI_215_DATA 0x00003600
#define DDRSS0_PI_216_DATA 0x3212005B
#define DDRSS0_PI_217_DATA 0x09000301
#define DDRSS0_PI_218_DATA 0x04010504
#define DDRSS0_PI_219_DATA 0x040006C9
#define DDRSS0_PI_220_DATA 0x0A032001
#define DDRSS0_PI_221_DATA 0x2C31110A
#define DDRSS0_PI_222_DATA 0x00002918
#define DDRSS0_PI_223_DATA 0x6001071C
#define DDRSS0_PI_224_DATA 0x1E202008
#define DDRSS0_PI_225_DATA 0x2C311116
#define DDRSS0_PI_226_DATA 0x00002918
#define DDRSS0_PI_227_DATA 0x6001071C
#define DDRSS0_PI_228_DATA 0x1E202008
#define DDRSS0_PI_229_DATA 0x00019C16
#define DDRSS0_PI_230_DATA 0x00001018
#define DDRSS0_PI_231_DATA 0x000040E6
#define DDRSS0_PI_232_DATA 0x000288FC
#define DDRSS0_PI_233_DATA 0x000040E6
#define DDRSS0_PI_234_DATA 0x000288FC
#define DDRSS0_PI_235_DATA 0x033B0016
#define DDRSS0_PI_236_DATA 0x0303033B
#define DDRSS0_PI_237_DATA 0x002AF803
#define DDRSS0_PI_238_DATA 0x0001ADAF
#define DDRSS0_PI_239_DATA 0x00000005
#define DDRSS0_PI_240_DATA 0x0000006E
#define DDRSS0_PI_241_DATA 0x00000016
#define DDRSS0_PI_242_DATA 0x000681C8
#define DDRSS0_PI_243_DATA 0x0001ADAF
#define DDRSS0_PI_244_DATA 0x00000005
#define DDRSS0_PI_245_DATA 0x000010A9
#define DDRSS0_PI_246_DATA 0x0000033B
#define DDRSS0_PI_247_DATA 0x000681C8
#define DDRSS0_PI_248_DATA 0x0001ADAF
#define DDRSS0_PI_249_DATA 0x00000005
#define DDRSS0_PI_250_DATA 0x000010A9
#define DDRSS0_PI_251_DATA 0x0100033B
#define DDRSS0_PI_252_DATA 0x00370040
#define DDRSS0_PI_253_DATA 0x00010008
#define DDRSS0_PI_254_DATA 0x08550040
#define DDRSS0_PI_255_DATA 0x00010040
#define DDRSS0_PI_256_DATA 0x08550040
#define DDRSS0_PI_257_DATA 0x00000340
#define DDRSS0_PI_258_DATA 0x006B006B
#define DDRSS0_PI_259_DATA 0x08040404
#define DDRSS0_PI_260_DATA 0x00000055
#define DDRSS0_PI_261_DATA 0x55083C5A
#define DDRSS0_PI_262_DATA 0x5A000000
#define DDRSS0_PI_263_DATA 0x0055083C
#define DDRSS0_PI_264_DATA 0x3C5A0000
#define DDRSS0_PI_265_DATA 0x00005508
#define DDRSS0_PI_266_DATA 0x0C3C5A00
#define DDRSS0_PI_267_DATA 0x080F0E0D
#define DDRSS0_PI_268_DATA 0x000B0A09
#define DDRSS0_PI_269_DATA 0x00030201
#define DDRSS0_PI_270_DATA 0x01000000
#define DDRSS0_PI_271_DATA 0x04020201
#define DDRSS0_PI_272_DATA 0x00080804
#define DDRSS0_PI_273_DATA 0x00000000
#define DDRSS0_PI_274_DATA 0x00000000
#define DDRSS0_PI_275_DATA 0x00330084
#define DDRSS0_PI_276_DATA 0x00160000
#define DDRSS0_PI_277_DATA 0x56333FF4
#define DDRSS0_PI_278_DATA 0x00160F27
#define DDRSS0_PI_279_DATA 0x56333FF4
#define DDRSS0_PI_280_DATA 0x00160F27
#define DDRSS0_PI_281_DATA 0x00330084
#define DDRSS0_PI_282_DATA 0x00160000
#define DDRSS0_PI_283_DATA 0x56333FF4
#define DDRSS0_PI_284_DATA 0x00160F27
#define DDRSS0_PI_285_DATA 0x56333FF4
#define DDRSS0_PI_286_DATA 0x00160F27
#define DDRSS0_PI_287_DATA 0x00330084
#define DDRSS0_PI_288_DATA 0x00160000
#define DDRSS0_PI_289_DATA 0x56333FF4
#define DDRSS0_PI_290_DATA 0x00160F27
#define DDRSS0_PI_291_DATA 0x56333FF4
#define DDRSS0_PI_292_DATA 0x00160F27
#define DDRSS0_PI_293_DATA 0x00330084
#define DDRSS0_PI_294_DATA 0x00160000
#define DDRSS0_PI_295_DATA 0x56333FF4
#define DDRSS0_PI_296_DATA 0x00160F27
#define DDRSS0_PI_297_DATA 0x56333FF4
#define DDRSS0_PI_298_DATA 0x00160F27
#define DDRSS0_PI_299_DATA 0x00000000

#define DDRSS0_PHY_00_DATA 0x000004F0
#define DDRSS0_PHY_01_DATA 0x00000000
#define DDRSS0_PHY_02_DATA 0x00030200
#define DDRSS0_PHY_03_DATA 0x00000000
#define DDRSS0_PHY_04_DATA 0x00000000
#define DDRSS0_PHY_05_DATA 0x01030000
#define DDRSS0_PHY_06_DATA 0x00010000
#define DDRSS0_PHY_07_DATA 0x01030004
#define DDRSS0_PHY_08_DATA 0x01000000
#define DDRSS0_PHY_09_DATA 0x00000000
#define DDRSS0_PHY_10_DATA 0x00000000
#define DDRSS0_PHY_11_DATA 0x01000001
#define DDRSS0_PHY_12_DATA 0x00000100
#define DDRSS0_PHY_13_DATA 0x000800C0
#define DDRSS0_PHY_14_DATA 0x060100CC
#define DDRSS0_PHY_15_DATA 0x00030066
#define DDRSS0_PHY_16_DATA 0x00000000
#define DDRSS0_PHY_17_DATA 0x00000301
#define DDRSS0_PHY_18_DATA 0x0000AAAA
#define DDRSS0_PHY_19_DATA 0x00005555
#define DDRSS0_PHY_20_DATA 0x0000B5B5
#define DDRSS0_PHY_21_DATA 0x00004A4A
#define DDRSS0_PHY_22_DATA 0x00005656
#define DDRSS0_PHY_23_DATA 0x0000A9A9
#define DDRSS0_PHY_24_DATA 0x0000A9A9
#define DDRSS0_PHY_25_DATA 0x0000B5B5
#define DDRSS0_PHY_26_DATA 0x00000000
#define DDRSS0_PHY_27_DATA 0x00000000
#define DDRSS0_PHY_28_DATA 0x2A000000
#define DDRSS0_PHY_29_DATA 0x00000808
#define DDRSS0_PHY_30_DATA 0x0F000000
#define DDRSS0_PHY_31_DATA 0x00000F0F
#define DDRSS0_PHY_32_DATA 0x10200000
#define DDRSS0_PHY_33_DATA 0x0C002006
#define DDRSS0_PHY_34_DATA 0x00000000
#define DDRSS0_PHY_35_DATA 0x00000000
#define DDRSS0_PHY_36_DATA 0x55555555
#define DDRSS0_PHY_37_DATA 0xAAAAAAAA
#define DDRSS0_PHY_38_DATA 0x55555555
#define DDRSS0_PHY_39_DATA 0xAAAAAAAA
#define DDRSS0_PHY_40_DATA 0x00005555
#define DDRSS0_PHY_41_DATA 0x01000100
#define DDRSS0_PHY_42_DATA 0x00800180
#define DDRSS0_PHY_43_DATA 0x00000001
#define DDRSS0_PHY_44_DATA 0x00000000
#define DDRSS0_PHY_45_DATA 0x00000000
#define DDRSS0_PHY_46_DATA 0x00000000
#define DDRSS0_PHY_47_DATA 0x00000000
#define DDRSS0_PHY_48_DATA 0x00000000
#define DDRSS0_PHY_49_DATA 0x00000000
#define DDRSS0_PHY_50_DATA 0x00000000
#define DDRSS0_PHY_51_DATA 0x00000000
#define DDRSS0_PHY_52_DATA 0x00000000
#define DDRSS0_PHY_53_DATA 0x00000000
#define DDRSS0_PHY_54_DATA 0x00000000
#define DDRSS0_PHY_55_DATA 0x00000000
#define DDRSS0_PHY_56_DATA 0x00000000
#define DDRSS0_PHY_57_DATA 0x00000000
#define DDRSS0_PHY_58_DATA 0x00000000
#define DDRSS0_PHY_59_DATA 0x00000000
#define DDRSS0_PHY_60_DATA 0x00000000
#define DDRSS0_PHY_61_DATA 0x00000000
#define DDRSS0_PHY_62_DATA 0x00000000
#define DDRSS0_PHY_63_DATA 0x00000000
#define DDRSS0_PHY_64_DATA 0x00000000
#define DDRSS0_PHY_65_DATA 0x00000000
#define DDRSS0_PHY_66_DATA 0x00000104
#define DDRSS0_PHY_67_DATA 0x00000120
#define DDRSS0_PHY_68_DATA 0x00000000
#define DDRSS0_PHY_69_DATA 0x00000000
#define DDRSS0_PHY_70_DATA 0x00000000
#define DDRSS0_PHY_71_DATA 0x00000000
#define DDRSS0_PHY_72_DATA 0x00000000
#define DDRSS0_PHY_73_DATA 0x00000000
#define DDRSS0_PHY_74_DATA 0x00000000
#define DDRSS0_PHY_75_DATA 0x00000001
#define DDRSS0_PHY_76_DATA 0x07FF0000
#define DDRSS0_PHY_77_DATA 0x0080081F
#define DDRSS0_PHY_78_DATA 0x00081020
#define DDRSS0_PHY_79_DATA 0x04010000
#define DDRSS0_PHY_80_DATA 0x00000000
#define DDRSS0_PHY_81_DATA 0x00000000
#define DDRSS0_PHY_82_DATA 0x00000000
#define DDRSS0_PHY_83_DATA 0x00000100
#define DDRSS0_PHY_84_DATA 0x01CC0C01
#define DDRSS0_PHY_85_DATA 0x1003CC0C
#define DDRSS0_PHY_86_DATA 0x20000140
#define DDRSS0_PHY_87_DATA 0x07FF0200
#define DDRSS0_PHY_88_DATA 0x0000DD01
#define DDRSS0_PHY_89_DATA 0x10100303
#define DDRSS0_PHY_90_DATA 0x10101010
#define DDRSS0_PHY_91_DATA 0x10101010
#define DDRSS0_PHY_92_DATA 0x00021010
#define DDRSS0_PHY_93_DATA 0x00100010
#define DDRSS0_PHY_94_DATA 0x00100010
#define DDRSS0_PHY_95_DATA 0x00100010
#define DDRSS0_PHY_96_DATA 0x00100010
#define DDRSS0_PHY_97_DATA 0x00050010
#define DDRSS0_PHY_98_DATA 0x51517041
#define DDRSS0_PHY_99_DATA 0x31C06001
#define DDRSS0_PHY_100_DATA 0x07AB0340
#define DDRSS0_PHY_101_DATA 0x00C0C001
#define DDRSS0_PHY_102_DATA 0x0E0D0001
#define DDRSS0_PHY_103_DATA 0x10001000
#define DDRSS0_PHY_104_DATA 0x0C083E42
#define DDRSS0_PHY_105_DATA 0x0F0C3701
#define DDRSS0_PHY_106_DATA 0x01000140
#define DDRSS0_PHY_107_DATA 0x0C000420
#define DDRSS0_PHY_108_DATA 0x00000198
#define DDRSS0_PHY_109_DATA 0x0A0000D0
#define DDRSS0_PHY_110_DATA 0x00030200
#define DDRSS0_PHY_111_DATA 0x02800000
#define DDRSS0_PHY_112_DATA 0x80800000
#define DDRSS0_PHY_113_DATA 0x000E2010
#define DDRSS0_PHY_114_DATA 0x76543210
#define DDRSS0_PHY_115_DATA 0x00000008
#define DDRSS0_PHY_116_DATA 0x02800280
#define DDRSS0_PHY_117_DATA 0x02800280
#define DDRSS0_PHY_118_DATA 0x02800280
#define DDRSS0_PHY_119_DATA 0x02800280
#define DDRSS0_PHY_120_DATA 0x00000280
#define DDRSS0_PHY_121_DATA 0x0000A000
#define DDRSS0_PHY_122_DATA 0x00A000A0
#define DDRSS0_PHY_123_DATA 0x00A000A0
#define DDRSS0_PHY_124_DATA 0x00A000A0
#define DDRSS0_PHY_125_DATA 0x00A000A0
#define DDRSS0_PHY_126_DATA 0x00A000A0
#define DDRSS0_PHY_127_DATA 0x00A000A0
#define DDRSS0_PHY_128_DATA 0x00A000A0
#define DDRSS0_PHY_129_DATA 0x00A000A0
#define DDRSS0_PHY_130_DATA 0x01C200A0
#define DDRSS0_PHY_131_DATA 0x01A00005
#define DDRSS0_PHY_132_DATA 0x00000000
#define DDRSS0_PHY_133_DATA 0x00000000
#define DDRSS0_PHY_134_DATA 0x00080200
#define DDRSS0_PHY_135_DATA 0x00000000
#define DDRSS0_PHY_136_DATA 0x20202000
#define DDRSS0_PHY_137_DATA 0x20202020
#define DDRSS0_PHY_138_DATA 0xF0F02020
#define DDRSS0_PHY_139_DATA 0x00000000
#define DDRSS0_PHY_140_DATA 0x00000000
#define DDRSS0_PHY_141_DATA 0x00000000
#define DDRSS0_PHY_142_DATA 0x00000000
#define DDRSS0_PHY_143_DATA 0x00000000
#define DDRSS0_PHY_144_DATA 0x00000000
#define DDRSS0_PHY_145_DATA 0x00000000
#define DDRSS0_PHY_146_DATA 0x00000000
#define DDRSS0_PHY_147_DATA 0x00000000
#define DDRSS0_PHY_148_DATA 0x00000000
#define DDRSS0_PHY_149_DATA 0x00000000
#define DDRSS0_PHY_150_DATA 0x00000000
#define DDRSS0_PHY_151_DATA 0x00000000
#define DDRSS0_PHY_152_DATA 0x00000000
#define DDRSS0_PHY_153_DATA 0x00000000
#define DDRSS0_PHY_154_DATA 0x00000000
#define DDRSS0_PHY_155_DATA 0x00000000
#define DDRSS0_PHY_156_DATA 0x00000000
#define DDRSS0_PHY_157_DATA 0x00000000
#define DDRSS0_PHY_158_DATA 0x00000000
#define DDRSS0_PHY_159_DATA 0x00000000
#define DDRSS0_PHY_160_DATA 0x00000000
#define DDRSS0_PHY_161_DATA 0x00000000
#define DDRSS0_PHY_162_DATA 0x00000000
#define DDRSS0_PHY_163_DATA 0x00000000
#define DDRSS0_PHY_164_DATA 0x00000000
#define DDRSS0_PHY_165_DATA 0x00000000
#define DDRSS0_PHY_166_DATA 0x00000000
#define DDRSS0_PHY_167_DATA 0x00000000
#define DDRSS0_PHY_168_DATA 0x00000000
#define DDRSS0_PHY_169_DATA 0x00000000
#define DDRSS0_PHY_170_DATA 0x00000000
#define DDRSS0_PHY_171_DATA 0x00000000
#define DDRSS0_PHY_172_DATA 0x00000000
#define DDRSS0_PHY_173_DATA 0x00000000
#define DDRSS0_PHY_174_DATA 0x00000000
#define DDRSS0_PHY_175_DATA 0x00000000
#define DDRSS0_PHY_176_DATA 0x00000000
#define DDRSS0_PHY_177_DATA 0x00000000
#define DDRSS0_PHY_178_DATA 0x00000000
#define DDRSS0_PHY_179_DATA 0x00000000
#define DDRSS0_PHY_180_DATA 0x00000000
#define DDRSS0_PHY_181_DATA 0x00000000
#define DDRSS0_PHY_182_DATA 0x00000000
#define DDRSS0_PHY_183_DATA 0x00000000
#define DDRSS0_PHY_184_DATA 0x00000000
#define DDRSS0_PHY_185_DATA 0x00000000
#define DDRSS0_PHY_186_DATA 0x00000000
#define DDRSS0_PHY_187_DATA 0x00000000
#define DDRSS0_PHY_188_DATA 0x00000000
#define DDRSS0_PHY_189_DATA 0x00000000
#define DDRSS0_PHY_190_DATA 0x00000000
#define DDRSS0_PHY_191_DATA 0x00000000
#define DDRSS0_PHY_192_DATA 0x00000000
#define DDRSS0_PHY_193_DATA 0x00000000
#define DDRSS0_PHY_194_DATA 0x00000000
#define DDRSS0_PHY_195_DATA 0x00000000
#define DDRSS0_PHY_196_DATA 0x00000000
#define DDRSS0_PHY_197_DATA 0x00000000
#define DDRSS0_PHY_198_DATA 0x00000000
#define DDRSS0_PHY_199_DATA 0x00000000
#define DDRSS0_PHY_200_DATA 0x00000000
#define DDRSS0_PHY_201_DATA 0x00000000
#define DDRSS0_PHY_202_DATA 0x00000000
#define DDRSS0_PHY_203_DATA 0x00000000
#define DDRSS0_PHY_204_DATA 0x00000000
#define DDRSS0_PHY_205_DATA 0x00000000
#define DDRSS0_PHY_206_DATA 0x00000000
#define DDRSS0_PHY_207_DATA 0x00000000
#define DDRSS0_PHY_208_DATA 0x00000000
#define DDRSS0_PHY_209_DATA 0x00000000
#define DDRSS0_PHY_210_DATA 0x00000000
#define DDRSS0_PHY_211_DATA 0x00000000
#define DDRSS0_PHY_212_DATA 0x00000000
#define DDRSS0_PHY_213_DATA 0x00000000
#define DDRSS0_PHY_214_DATA 0x00000000
#define DDRSS0_PHY_215_DATA 0x00000000
#define DDRSS0_PHY_216_DATA 0x00000000
#define DDRSS0_PHY_217_DATA 0x00000000
#define DDRSS0_PHY_218_DATA 0x00000000
#define DDRSS0_PHY_219_DATA 0x00000000
#define DDRSS0_PHY_220_DATA 0x00000000
#define DDRSS0_PHY_221_DATA 0x00000000
#define DDRSS0_PHY_222_DATA 0x00000000
#define DDRSS0_PHY_223_DATA 0x00000000
#define DDRSS0_PHY_224_DATA 0x00000000
#define DDRSS0_PHY_225_DATA 0x00000000
#define DDRSS0_PHY_226_DATA 0x00000000
#define DDRSS0_PHY_227_DATA 0x00000000
#define DDRSS0_PHY_228_DATA 0x00000000
#define DDRSS0_PHY_229_DATA 0x00000000
#define DDRSS0_PHY_230_DATA 0x00000000
#define DDRSS0_PHY_231_DATA 0x00000000
#define DDRSS0_PHY_232_DATA 0x00000000
#define DDRSS0_PHY_233_DATA 0x00000000
#define DDRSS0_PHY_234_DATA 0x00000000
#define DDRSS0_PHY_235_DATA 0x00000000
#define DDRSS0_PHY_236_DATA 0x00000000
#define DDRSS0_PHY_237_DATA 0x00000000
#define DDRSS0_PHY_238_DATA 0x00000000
#define DDRSS0_PHY_239_DATA 0x00000000
#define DDRSS0_PHY_240_DATA 0x00000000
#define DDRSS0_PHY_241_DATA 0x00000000
#define DDRSS0_PHY_242_DATA 0x00000000
#define DDRSS0_PHY_243_DATA 0x00000000
#define DDRSS0_PHY_244_DATA 0x00000000
#define DDRSS0_PHY_245_DATA 0x00000000
#define DDRSS0_PHY_246_DATA 0x00000000
#define DDRSS0_PHY_247_DATA 0x00000000
#define DDRSS0_PHY_248_DATA 0x00000000
#define DDRSS0_PHY_249_DATA 0x00000000
#define DDRSS0_PHY_250_DATA 0x00000000
#define DDRSS0_PHY_251_DATA 0x00000000
#define DDRSS0_PHY_252_DATA 0x00000000
#define DDRSS0_PHY_253_DATA 0x00000000
#define DDRSS0_PHY_254_DATA 0x00000000
#define DDRSS0_PHY_255_DATA 0x00000000
#define DDRSS0_PHY_256_DATA 0x000004F0
#define DDRSS0_PHY_257_DATA 0x00000000
#define DDRSS0_PHY_258_DATA 0x00030200
#define DDRSS0_PHY_259_DATA 0x00000000
#define DDRSS0_PHY_260_DATA 0x00000000
#define DDRSS0_PHY_261_DATA 0x01030000
#define DDRSS0_PHY_262_DATA 0x00010000
#define DDRSS0_PHY_263_DATA 0x01030004
#define DDRSS0_PHY_264_DATA 0x01000000
#define DDRSS0_PHY_265_DATA 0x00000000
#define DDRSS0_PHY_266_DATA 0x00000000
#define DDRSS0_PHY_267_DATA 0x01000001
#define DDRSS0_PHY_268_DATA 0x00000100
#define DDRSS0_PHY_269_DATA 0x000800C0
#define DDRSS0_PHY_270_DATA 0x060100CC
#define DDRSS0_PHY_271_DATA 0x00030066
#define DDRSS0_PHY_272_DATA 0x00000000
#define DDRSS0_PHY_273_DATA 0x00000301
#define DDRSS0_PHY_274_DATA 0x0000AAAA
#define DDRSS0_PHY_275_DATA 0x00005555
#define DDRSS0_PHY_276_DATA 0x0000B5B5
#define DDRSS0_PHY_277_DATA 0x00004A4A
#define DDRSS0_PHY_278_DATA 0x00005656
#define DDRSS0_PHY_279_DATA 0x0000A9A9
#define DDRSS0_PHY_280_DATA 0x0000A9A9
#define DDRSS0_PHY_281_DATA 0x0000B5B5
#define DDRSS0_PHY_282_DATA 0x00000000
#define DDRSS0_PHY_283_DATA 0x00000000
#define DDRSS0_PHY_284_DATA 0x2A000000
#define DDRSS0_PHY_285_DATA 0x00000808
#define DDRSS0_PHY_286_DATA 0x0F000000
#define DDRSS0_PHY_287_DATA 0x00000F0F
#define DDRSS0_PHY_288_DATA 0x10200000
#define DDRSS0_PHY_289_DATA 0x0C002006
#define DDRSS0_PHY_290_DATA 0x00000000
#define DDRSS0_PHY_291_DATA 0x00000000
#define DDRSS0_PHY_292_DATA 0x55555555
#define DDRSS0_PHY_293_DATA 0xAAAAAAAA
#define DDRSS0_PHY_294_DATA 0x55555555
#define DDRSS0_PHY_295_DATA 0xAAAAAAAA
#define DDRSS0_PHY_296_DATA 0x00005555
#define DDRSS0_PHY_297_DATA 0x01000100
#define DDRSS0_PHY_298_DATA 0x00800180
#define DDRSS0_PHY_299_DATA 0x00000000
#define DDRSS0_PHY_300_DATA 0x00000000
#define DDRSS0_PHY_301_DATA 0x00000000
#define DDRSS0_PHY_302_DATA 0x00000000
#define DDRSS0_PHY_303_DATA 0x00000000
#define DDRSS0_PHY_304_DATA 0x00000000
#define DDRSS0_PHY_305_DATA 0x00000000
#define DDRSS0_PHY_306_DATA 0x00000000
#define DDRSS0_PHY_307_DATA 0x00000000
#define DDRSS0_PHY_308_DATA 0x00000000
#define DDRSS0_PHY_309_DATA 0x00000000
#define DDRSS0_PHY_310_DATA 0x00000000
#define DDRSS0_PHY_311_DATA 0x00000000
#define DDRSS0_PHY_312_DATA 0x00000000
#define DDRSS0_PHY_313_DATA 0x00000000
#define DDRSS0_PHY_314_DATA 0x00000000
#define DDRSS0_PHY_315_DATA 0x00000000
#define DDRSS0_PHY_316_DATA 0x00000000
#define DDRSS0_PHY_317_DATA 0x00000000
#define DDRSS0_PHY_318_DATA 0x00000000
#define DDRSS0_PHY_319_DATA 0x00000000
#define DDRSS0_PHY_320_DATA 0x00000000
#define DDRSS0_PHY_321_DATA 0x00000000
#define DDRSS0_PHY_322_DATA 0x00000104
#define DDRSS0_PHY_323_DATA 0x00000120
#define DDRSS0_PHY_324_DATA 0x00000000
#define DDRSS0_PHY_325_DATA 0x00000000
#define DDRSS0_PHY_326_DATA 0x00000000
#define DDRSS0_PHY_327_DATA 0x00000000
#define DDRSS0_PHY_328_DATA 0x00000000
#define DDRSS0_PHY_329_DATA 0x00000000
#define DDRSS0_PHY_330_DATA 0x00000000
#define DDRSS0_PHY_331_DATA 0x00000001
#define DDRSS0_PHY_332_DATA 0x07FF0000
#define DDRSS0_PHY_333_DATA 0x0080081F
#define DDRSS0_PHY_334_DATA 0x00081020
#define DDRSS0_PHY_335_DATA 0x04010000
#define DDRSS0_PHY_336_DATA 0x00000000
#define DDRSS0_PHY_337_DATA 0x00000000
#define DDRSS0_PHY_338_DATA 0x00000000
#define DDRSS0_PHY_339_DATA 0x00000100
#define DDRSS0_PHY_340_DATA 0x01CC0C01
#define DDRSS0_PHY_341_DATA 0x1003CC0C
#define DDRSS0_PHY_342_DATA 0x20000140
#define DDRSS0_PHY_343_DATA 0x07FF0200
#define DDRSS0_PHY_344_DATA 0x0000DD01
#define DDRSS0_PHY_345_DATA 0x10100303
#define DDRSS0_PHY_346_DATA 0x10101010
#define DDRSS0_PHY_347_DATA 0x10101010
#define DDRSS0_PHY_348_DATA 0x00021010
#define DDRSS0_PHY_349_DATA 0x00100010
#define DDRSS0_PHY_350_DATA 0x00100010
#define DDRSS0_PHY_351_DATA 0x00100010
#define DDRSS0_PHY_352_DATA 0x00100010
#define DDRSS0_PHY_353_DATA 0x00050010
#define DDRSS0_PHY_354_DATA 0x51517041
#define DDRSS0_PHY_355_DATA 0x31C06001
#define DDRSS0_PHY_356_DATA 0x07AB0340
#define DDRSS0_PHY_357_DATA 0x00C0C001
#define DDRSS0_PHY_358_DATA 0x0E0D0001
#define DDRSS0_PHY_359_DATA 0x10001000
#define DDRSS0_PHY_360_DATA 0x0C083E42
#define DDRSS0_PHY_361_DATA 0x0F0C3701
#define DDRSS0_PHY_362_DATA 0x01000140
#define DDRSS0_PHY_363_DATA 0x0C000420
#define DDRSS0_PHY_364_DATA 0x00000198
#define DDRSS0_PHY_365_DATA 0x0A0000D0
#define DDRSS0_PHY_366_DATA 0x00030200
#define DDRSS0_PHY_367_DATA 0x02800000
#define DDRSS0_PHY_368_DATA 0x80800000
#define DDRSS0_PHY_369_DATA 0x000E2010
#define DDRSS0_PHY_370_DATA 0x76543210
#define DDRSS0_PHY_371_DATA 0x00000008
#define DDRSS0_PHY_372_DATA 0x02800280
#define DDRSS0_PHY_373_DATA 0x02800280
#define DDRSS0_PHY_374_DATA 0x02800280
#define DDRSS0_PHY_375_DATA 0x02800280
#define DDRSS0_PHY_376_DATA 0x00000280
#define DDRSS0_PHY_377_DATA 0x0000A000
#define DDRSS0_PHY_378_DATA 0x00A000A0
#define DDRSS0_PHY_379_DATA 0x00A000A0
#define DDRSS0_PHY_380_DATA 0x00A000A0
#define DDRSS0_PHY_381_DATA 0x00A000A0
#define DDRSS0_PHY_382_DATA 0x00A000A0
#define DDRSS0_PHY_383_DATA 0x00A000A0
#define DDRSS0_PHY_384_DATA 0x00A000A0
#define DDRSS0_PHY_385_DATA 0x00A000A0
#define DDRSS0_PHY_386_DATA 0x01C200A0
#define DDRSS0_PHY_387_DATA 0x01A00005
#define DDRSS0_PHY_388_DATA 0x00000000
#define DDRSS0_PHY_389_DATA 0x00000000
#define DDRSS0_PHY_390_DATA 0x00080200
#define DDRSS0_PHY_391_DATA 0x00000000
#define DDRSS0_PHY_392_DATA 0x20202000
#define DDRSS0_PHY_393_DATA 0x20202020
#define DDRSS0_PHY_394_DATA 0xF0F02020
#define DDRSS0_PHY_395_DATA 0x00000000
#define DDRSS0_PHY_396_DATA 0x00000000
#define DDRSS0_PHY_397_DATA 0x00000000
#define DDRSS0_PHY_398_DATA 0x00000000
#define DDRSS0_PHY_399_DATA 0x00000000
#define DDRSS0_PHY_400_DATA 0x00000000
#define DDRSS0_PHY_401_DATA 0x00000000
#define DDRSS0_PHY_402_DATA 0x00000000
#define DDRSS0_PHY_403_DATA 0x00000000
#define DDRSS0_PHY_404_DATA 0x00000000
#define DDRSS0_PHY_405_DATA 0x00000000
#define DDRSS0_PHY_406_DATA 0x00000000
#define DDRSS0_PHY_407_DATA 0x00000000
#define DDRSS0_PHY_408_DATA 0x00000000
#define DDRSS0_PHY_409_DATA 0x00000000
#define DDRSS0_PHY_410_DATA 0x00000000
#define DDRSS0_PHY_411_DATA 0x00000000
#define DDRSS0_PHY_412_DATA 0x00000000
#define DDRSS0_PHY_413_DATA 0x00000000
#define DDRSS0_PHY_414_DATA 0x00000000
#define DDRSS0_PHY_415_DATA 0x00000000
#define DDRSS0_PHY_416_DATA 0x00000000
#define DDRSS0_PHY_417_DATA 0x00000000
#define DDRSS0_PHY_418_DATA 0x00000000
#define DDRSS0_PHY_419_DATA 0x00000000
#define DDRSS0_PHY_420_DATA 0x00000000
#define DDRSS0_PHY_421_DATA 0x00000000
#define DDRSS0_PHY_422_DATA 0x00000000
#define DDRSS0_PHY_423_DATA 0x00000000
#define DDRSS0_PHY_424_DATA 0x00000000
#define DDRSS0_PHY_425_DATA 0x00000000
#define DDRSS0_PHY_426_DATA 0x00000000
#define DDRSS0_PHY_427_DATA 0x00000000
#define DDRSS0_PHY_428_DATA 0x00000000
#define DDRSS0_PHY_429_DATA 0x00000000
#define DDRSS0_PHY_430_DATA 0x00000000
#define DDRSS0_PHY_431_DATA 0x00000000
#define DDRSS0_PHY_432_DATA 0x00000000
#define DDRSS0_PHY_433_DATA 0x00000000
#define DDRSS0_PHY_434_DATA 0x00000000
#define DDRSS0_PHY_435_DATA 0x00000000
#define DDRSS0_PHY_436_DATA 0x00000000
#define DDRSS0_PHY_437_DATA 0x00000000
#define DDRSS0_PHY_438_DATA 0x00000000
#define DDRSS0_PHY_439_DATA 0x00000000
#define DDRSS0_PHY_440_DATA 0x00000000
#define DDRSS0_PHY_441_DATA 0x00000000
#define DDRSS0_PHY_442_DATA 0x00000000
#define DDRSS0_PHY_443_DATA 0x00000000
#define DDRSS0_PHY_444_DATA 0x00000000
#define DDRSS0_PHY_445_DATA 0x00000000
#define DDRSS0_PHY_446_DATA 0x00000000
#define DDRSS0_PHY_447_DATA 0x00000000
#define DDRSS0_PHY_448_DATA 0x00000000
#define DDRSS0_PHY_449_DATA 0x00000000
#define DDRSS0_PHY_450_DATA 0x00000000
#define DDRSS0_PHY_451_DATA 0x00000000
#define DDRSS0_PHY_452_DATA 0x00000000
#define DDRSS0_PHY_453_DATA 0x00000000
#define DDRSS0_PHY_454_DATA 0x00000000
#define DDRSS0_PHY_455_DATA 0x00000000
#define DDRSS0_PHY_456_DATA 0x00000000
#define DDRSS0_PHY_457_DATA 0x00000000
#define DDRSS0_PHY_458_DATA 0x00000000
#define DDRSS0_PHY_459_DATA 0x00000000
#define DDRSS0_PHY_460_DATA 0x00000000
#define DDRSS0_PHY_461_DATA 0x00000000
#define DDRSS0_PHY_462_DATA 0x00000000
#define DDRSS0_PHY_463_DATA 0x00000000
#define DDRSS0_PHY_464_DATA 0x00000000
#define DDRSS0_PHY_465_DATA 0x00000000
#define DDRSS0_PHY_466_DATA 0x00000000
#define DDRSS0_PHY_467_DATA 0x00000000
#define DDRSS0_PHY_468_DATA 0x00000000
#define DDRSS0_PHY_469_DATA 0x00000000
#define DDRSS0_PHY_470_DATA 0x00000000
#define DDRSS0_PHY_471_DATA 0x00000000
#define DDRSS0_PHY_472_DATA 0x00000000
#define DDRSS0_PHY_473_DATA 0x00000000
#define DDRSS0_PHY_474_DATA 0x00000000
#define DDRSS0_PHY_475_DATA 0x00000000
#define DDRSS0_PHY_476_DATA 0x00000000
#define DDRSS0_PHY_477_DATA 0x00000000
#define DDRSS0_PHY_478_DATA 0x00000000
#define DDRSS0_PHY_479_DATA 0x00000000
#define DDRSS0_PHY_480_DATA 0x00000000
#define DDRSS0_PHY_481_DATA 0x00000000
#define DDRSS0_PHY_482_DATA 0x00000000
#define DDRSS0_PHY_483_DATA 0x00000000
#define DDRSS0_PHY_484_DATA 0x00000000
#define DDRSS0_PHY_485_DATA 0x00000000
#define DDRSS0_PHY_486_DATA 0x00000000
#define DDRSS0_PHY_487_DATA 0x00000000
#define DDRSS0_PHY_488_DATA 0x00000000
#define DDRSS0_PHY_489_DATA 0x00000000
#define DDRSS0_PHY_490_DATA 0x00000000
#define DDRSS0_PHY_491_DATA 0x00000000
#define DDRSS0_PHY_492_DATA 0x00000000
#define DDRSS0_PHY_493_DATA 0x00000000
#define DDRSS0_PHY_494_DATA 0x00000000
#define DDRSS0_PHY_495_DATA 0x00000000
#define DDRSS0_PHY_496_DATA 0x00000000
#define DDRSS0_PHY_497_DATA 0x00000000
#define DDRSS0_PHY_498_DATA 0x00000000
#define DDRSS0_PHY_499_DATA 0x00000000
#define DDRSS0_PHY_500_DATA 0x00000000
#define DDRSS0_PHY_501_DATA 0x00000000
#define DDRSS0_PHY_502_DATA 0x00000000
#define DDRSS0_PHY_503_DATA 0x00000000
#define DDRSS0_PHY_504_DATA 0x00000000
#define DDRSS0_PHY_505_DATA 0x00000000
#define DDRSS0_PHY_506_DATA 0x00000000
#define DDRSS0_PHY_507_DATA 0x00000000
#define DDRSS0_PHY_508_DATA 0x00000000
#define DDRSS0_PHY_509_DATA 0x00000000
#define DDRSS0_PHY_510_DATA 0x00000000
#define DDRSS0_PHY_511_DATA 0x00000000
#define DDRSS0_PHY_512_DATA 0x000004F0
#define DDRSS0_PHY_513_DATA 0x00000000
#define DDRSS0_PHY_514_DATA 0x00030200
#define DDRSS0_PHY_515_DATA 0x00000000
#define DDRSS0_PHY_516_DATA 0x00000000
#define DDRSS0_PHY_517_DATA 0x01030000
#define DDRSS0_PHY_518_DATA 0x00010000
#define DDRSS0_PHY_519_DATA 0x01030004
#define DDRSS0_PHY_520_DATA 0x01000000
#define DDRSS0_PHY_521_DATA 0x00000000
#define DDRSS0_PHY_522_DATA 0x00000000
#define DDRSS0_PHY_523_DATA 0x01000001
#define DDRSS0_PHY_524_DATA 0x00000100
#define DDRSS0_PHY_525_DATA 0x000800C0
#define DDRSS0_PHY_526_DATA 0x060100CC
#define DDRSS0_PHY_527_DATA 0x00030066
#define DDRSS0_PHY_528_DATA 0x00000000
#define DDRSS0_PHY_529_DATA 0x00000301
#define DDRSS0_PHY_530_DATA 0x0000AAAA
#define DDRSS0_PHY_531_DATA 0x00005555
#define DDRSS0_PHY_532_DATA 0x0000B5B5
#define DDRSS0_PHY_533_DATA 0x00004A4A
#define DDRSS0_PHY_534_DATA 0x00005656
#define DDRSS0_PHY_535_DATA 0x0000A9A9
#define DDRSS0_PHY_536_DATA 0x0000A9A9
#define DDRSS0_PHY_537_DATA 0x0000B5B5
#define DDRSS0_PHY_538_DATA 0x00000000
#define DDRSS0_PHY_539_DATA 0x00000000
#define DDRSS0_PHY_540_DATA 0x2A000000
#define DDRSS0_PHY_541_DATA 0x00000808
#define DDRSS0_PHY_542_DATA 0x0F000000
#define DDRSS0_PHY_543_DATA 0x00000F0F
#define DDRSS0_PHY_544_DATA 0x10200000
#define DDRSS0_PHY_545_DATA 0x0C002006
#define DDRSS0_PHY_546_DATA 0x00000000
#define DDRSS0_PHY_547_DATA 0x00000000
#define DDRSS0_PHY_548_DATA 0x55555555
#define DDRSS0_PHY_549_DATA 0xAAAAAAAA
#define DDRSS0_PHY_550_DATA 0x55555555
#define DDRSS0_PHY_551_DATA 0xAAAAAAAA
#define DDRSS0_PHY_552_DATA 0x00005555
#define DDRSS0_PHY_553_DATA 0x01000100
#define DDRSS0_PHY_554_DATA 0x00800180
#define DDRSS0_PHY_555_DATA 0x00000001
#define DDRSS0_PHY_556_DATA 0x00000000
#define DDRSS0_PHY_557_DATA 0x00000000
#define DDRSS0_PHY_558_DATA 0x00000000
#define DDRSS0_PHY_559_DATA 0x00000000
#define DDRSS0_PHY_560_DATA 0x00000000
#define DDRSS0_PHY_561_DATA 0x00000000
#define DDRSS0_PHY_562_DATA 0x00000000
#define DDRSS0_PHY_563_DATA 0x00000000
#define DDRSS0_PHY_564_DATA 0x00000000
#define DDRSS0_PHY_565_DATA 0x00000000
#define DDRSS0_PHY_566_DATA 0x00000000
#define DDRSS0_PHY_567_DATA 0x00000000
#define DDRSS0_PHY_568_DATA 0x00000000
#define DDRSS0_PHY_569_DATA 0x00000000
#define DDRSS0_PHY_570_DATA 0x00000000
#define DDRSS0_PHY_571_DATA 0x00000000
#define DDRSS0_PHY_572_DATA 0x00000000
#define DDRSS0_PHY_573_DATA 0x00000000
#define DDRSS0_PHY_574_DATA 0x00000000
#define DDRSS0_PHY_575_DATA 0x00000000
#define DDRSS0_PHY_576_DATA 0x00000000
#define DDRSS0_PHY_577_DATA 0x00000000
#define DDRSS0_PHY_578_DATA 0x00000104
#define DDRSS0_PHY_579_DATA 0x00000120
#define DDRSS0_PHY_580_DATA 0x00000000
#define DDRSS0_PHY_581_DATA 0x00000000
#define DDRSS0_PHY_582_DATA 0x00000000
#define DDRSS0_PHY_583_DATA 0x00000000
#define DDRSS0_PHY_584_DATA 0x00000000
#define DDRSS0_PHY_585_DATA 0x00000000
#define DDRSS0_PHY_586_DATA 0x00000000
#define DDRSS0_PHY_587_DATA 0x00000001
#define DDRSS0_PHY_588_DATA 0x07FF0000
#define DDRSS0_PHY_589_DATA 0x0080081F
#define DDRSS0_PHY_590_DATA 0x00081020
#define DDRSS0_PHY_591_DATA 0x04010000
#define DDRSS0_PHY_592_DATA 0x00000000
#define DDRSS0_PHY_593_DATA 0x00000000
#define DDRSS0_PHY_594_DATA 0x00000000
#define DDRSS0_PHY_595_DATA 0x00000100
#define DDRSS0_PHY_596_DATA 0x01CC0C01
#define DDRSS0_PHY_597_DATA 0x1003CC0C
#define DDRSS0_PHY_598_DATA 0x20000140
#define DDRSS0_PHY_599_DATA 0x07FF0200
#define DDRSS0_PHY_600_DATA 0x0000DD01
#define DDRSS0_PHY_601_DATA 0x10100303
#define DDRSS0_PHY_602_DATA 0x10101010
#define DDRSS0_PHY_603_DATA 0x10101010
#define DDRSS0_PHY_604_DATA 0x00021010
#define DDRSS0_PHY_605_DATA 0x00100010
#define DDRSS0_PHY_606_DATA 0x00100010
#define DDRSS0_PHY_607_DATA 0x00100010
#define DDRSS0_PHY_608_DATA 0x00100010
#define DDRSS0_PHY_609_DATA 0x00050010
#define DDRSS0_PHY_610_DATA 0x51517041
#define DDRSS0_PHY_611_DATA 0x31C06001
#define DDRSS0_PHY_612_DATA 0x07AB0340
#define DDRSS0_PHY_613_DATA 0x00C0C001
#define DDRSS0_PHY_614_DATA 0x0E0D0001
#define DDRSS0_PHY_615_DATA 0x10001000
#define DDRSS0_PHY_616_DATA 0x0C083E42
#define DDRSS0_PHY_617_DATA 0x0F0C3701
#define DDRSS0_PHY_618_DATA 0x01000140
#define DDRSS0_PHY_619_DATA 0x0C000420
#define DDRSS0_PHY_620_DATA 0x00000198
#define DDRSS0_PHY_621_DATA 0x0A0000D0
#define DDRSS0_PHY_622_DATA 0x00030200
#define DDRSS0_PHY_623_DATA 0x02800000
#define DDRSS0_PHY_624_DATA 0x80800000
#define DDRSS0_PHY_625_DATA 0x000E2010
#define DDRSS0_PHY_626_DATA 0x76543210
#define DDRSS0_PHY_627_DATA 0x00000008
#define DDRSS0_PHY_628_DATA 0x02800280
#define DDRSS0_PHY_629_DATA 0x02800280
#define DDRSS0_PHY_630_DATA 0x02800280
#define DDRSS0_PHY_631_DATA 0x02800280
#define DDRSS0_PHY_632_DATA 0x00000280
#define DDRSS0_PHY_633_DATA 0x0000A000
#define DDRSS0_PHY_634_DATA 0x00A000A0
#define DDRSS0_PHY_635_DATA 0x00A000A0
#define DDRSS0_PHY_636_DATA 0x00A000A0
#define DDRSS0_PHY_637_DATA 0x00A000A0
#define DDRSS0_PHY_638_DATA 0x00A000A0
#define DDRSS0_PHY_639_DATA 0x00A000A0
#define DDRSS0_PHY_640_DATA 0x00A000A0
#define DDRSS0_PHY_641_DATA 0x00A000A0
#define DDRSS0_PHY_642_DATA 0x01C200A0
#define DDRSS0_PHY_643_DATA 0x01A00005
#define DDRSS0_PHY_644_DATA 0x00000000
#define DDRSS0_PHY_645_DATA 0x00000000
#define DDRSS0_PHY_646_DATA 0x00080200
#define DDRSS0_PHY_647_DATA 0x00000000
#define DDRSS0_PHY_648_DATA 0x20202000
#define DDRSS0_PHY_649_DATA 0x20202020
#define DDRSS0_PHY_650_DATA 0xF0F02020
#define DDRSS0_PHY_651_DATA 0x00000000
#define DDRSS0_PHY_652_DATA 0x00000000
#define DDRSS0_PHY_653_DATA 0x00000000
#define DDRSS0_PHY_654_DATA 0x00000000
#define DDRSS0_PHY_655_DATA 0x00000000
#define DDRSS0_PHY_656_DATA 0x00000000
#define DDRSS0_PHY_657_DATA 0x00000000
#define DDRSS0_PHY_658_DATA 0x00000000
#define DDRSS0_PHY_659_DATA 0x00000000
#define DDRSS0_PHY_660_DATA 0x00000000
#define DDRSS0_PHY_661_DATA 0x00000000
#define DDRSS0_PHY_662_DATA 0x00000000
#define DDRSS0_PHY_663_DATA 0x00000000
#define DDRSS0_PHY_664_DATA 0x00000000
#define DDRSS0_PHY_665_DATA 0x00000000
#define DDRSS0_PHY_666_DATA 0x00000000
#define DDRSS0_PHY_667_DATA 0x00000000
#define DDRSS0_PHY_668_DATA 0x00000000
#define DDRSS0_PHY_669_DATA 0x00000000
#define DDRSS0_PHY_670_DATA 0x00000000
#define DDRSS0_PHY_671_DATA 0x00000000
#define DDRSS0_PHY_672_DATA 0x00000000
#define DDRSS0_PHY_673_DATA 0x00000000
#define DDRSS0_PHY_674_DATA 0x00000000
#define DDRSS0_PHY_675_DATA 0x00000000
#define DDRSS0_PHY_676_DATA 0x00000000
#define DDRSS0_PHY_677_DATA 0x00000000
#define DDRSS0_PHY_678_DATA 0x00000000
#define DDRSS0_PHY_679_DATA 0x00000000
#define DDRSS0_PHY_680_DATA 0x00000000
#define DDRSS0_PHY_681_DATA 0x00000000
#define DDRSS0_PHY_682_DATA 0x00000000
#define DDRSS0_PHY_683_DATA 0x00000000
#define DDRSS0_PHY_684_DATA 0x00000000
#define DDRSS0_PHY_685_DATA 0x00000000
#define DDRSS0_PHY_686_DATA 0x00000000
#define DDRSS0_PHY_687_DATA 0x00000000
#define DDRSS0_PHY_688_DATA 0x00000000
#define DDRSS0_PHY_689_DATA 0x00000000
#define DDRSS0_PHY_690_DATA 0x00000000
#define DDRSS0_PHY_691_DATA 0x00000000
#define DDRSS0_PHY_692_DATA 0x00000000
#define DDRSS0_PHY_693_DATA 0x00000000
#define DDRSS0_PHY_694_DATA 0x00000000
#define DDRSS0_PHY_695_DATA 0x00000000
#define DDRSS0_PHY_696_DATA 0x00000000
#define DDRSS0_PHY_697_DATA 0x00000000
#define DDRSS0_PHY_698_DATA 0x00000000
#define DDRSS0_PHY_699_DATA 0x00000000
#define DDRSS0_PHY_700_DATA 0x00000000
#define DDRSS0_PHY_701_DATA 0x00000000
#define DDRSS0_PHY_702_DATA 0x00000000
#define DDRSS0_PHY_703_DATA 0x00000000
#define DDRSS0_PHY_704_DATA 0x00000000
#define DDRSS0_PHY_705_DATA 0x00000000
#define DDRSS0_PHY_706_DATA 0x00000000
#define DDRSS0_PHY_707_DATA 0x00000000
#define DDRSS0_PHY_708_DATA 0x00000000
#define DDRSS0_PHY_709_DATA 0x00000000
#define DDRSS0_PHY_710_DATA 0x00000000
#define DDRSS0_PHY_711_DATA 0x00000000
#define DDRSS0_PHY_712_DATA 0x00000000
#define DDRSS0_PHY_713_DATA 0x00000000
#define DDRSS0_PHY_714_DATA 0x00000000
#define DDRSS0_PHY_715_DATA 0x00000000
#define DDRSS0_PHY_716_DATA 0x00000000
#define DDRSS0_PHY_717_DATA 0x00000000
#define DDRSS0_PHY_718_DATA 0x00000000
#define DDRSS0_PHY_719_DATA 0x00000000
#define DDRSS0_PHY_720_DATA 0x00000000
#define DDRSS0_PHY_721_DATA 0x00000000
#define DDRSS0_PHY_722_DATA 0x00000000
#define DDRSS0_PHY_723_DATA 0x00000000
#define DDRSS0_PHY_724_DATA 0x00000000
#define DDRSS0_PHY_725_DATA 0x00000000
#define DDRSS0_PHY_726_DATA 0x00000000
#define DDRSS0_PHY_727_DATA 0x00000000
#define DDRSS0_PHY_728_DATA 0x00000000
#define DDRSS0_PHY_729_DATA 0x00000000
#define DDRSS0_PHY_730_DATA 0x00000000
#define DDRSS0_PHY_731_DATA 0x00000000
#define DDRSS0_PHY_732_DATA 0x00000000
#define DDRSS0_PHY_733_DATA 0x00000000
#define DDRSS0_PHY_734_DATA 0x00000000
#define DDRSS0_PHY_735_DATA 0x00000000
#define DDRSS0_PHY_736_DATA 0x00000000
#define DDRSS0_PHY_737_DATA 0x00000000
#define DDRSS0_PHY_738_DATA 0x00000000
#define DDRSS0_PHY_739_DATA 0x00000000
#define DDRSS0_PHY_740_DATA 0x00000000
#define DDRSS0_PHY_741_DATA 0x00000000
#define DDRSS0_PHY_742_DATA 0x00000000
#define DDRSS0_PHY_743_DATA 0x00000000
#define DDRSS0_PHY_744_DATA 0x00000000
#define DDRSS0_PHY_745_DATA 0x00000000
#define DDRSS0_PHY_746_DATA 0x00000000
#define DDRSS0_PHY_747_DATA 0x00000000
#define DDRSS0_PHY_748_DATA 0x00000000
#define DDRSS0_PHY_749_DATA 0x00000000
#define DDRSS0_PHY_750_DATA 0x00000000
#define DDRSS0_PHY_751_DATA 0x00000000
#define DDRSS0_PHY_752_DATA 0x00000000
#define DDRSS0_PHY_753_DATA 0x00000000
#define DDRSS0_PHY_754_DATA 0x00000000
#define DDRSS0_PHY_755_DATA 0x00000000
#define DDRSS0_PHY_756_DATA 0x00000000
#define DDRSS0_PHY_757_DATA 0x00000000
#define DDRSS0_PHY_758_DATA 0x00000000
#define DDRSS0_PHY_759_DATA 0x00000000
#define DDRSS0_PHY_760_DATA 0x00000000
#define DDRSS0_PHY_761_DATA 0x00000000
#define DDRSS0_PHY_762_DATA 0x00000000
#define DDRSS0_PHY_763_DATA 0x00000000
#define DDRSS0_PHY_764_DATA 0x00000000
#define DDRSS0_PHY_765_DATA 0x00000000
#define DDRSS0_PHY_766_DATA 0x00000000
#define DDRSS0_PHY_767_DATA 0x00000000
#define DDRSS0_PHY_768_DATA 0x000004F0
#define DDRSS0_PHY_769_DATA 0x00000000
#define DDRSS0_PHY_770_DATA 0x00030200
#define DDRSS0_PHY_771_DATA 0x00000000
#define DDRSS0_PHY_772_DATA 0x00000000
#define DDRSS0_PHY_773_DATA 0x01030000
#define DDRSS0_PHY_774_DATA 0x00010000
#define DDRSS0_PHY_775_DATA 0x01030004
#define DDRSS0_PHY_776_DATA 0x01000000
#define DDRSS0_PHY_777_DATA 0x00000000
#define DDRSS0_PHY_778_DATA 0x00000000
#define DDRSS0_PHY_779_DATA 0x01000001
#define DDRSS0_PHY_780_DATA 0x00000100
#define DDRSS0_PHY_781_DATA 0x000800C0
#define DDRSS0_PHY_782_DATA 0x060100CC
#define DDRSS0_PHY_783_DATA 0x00030066
#define DDRSS0_PHY_784_DATA 0x00000000
#define DDRSS0_PHY_785_DATA 0x00000301
#define DDRSS0_PHY_786_DATA 0x0000AAAA
#define DDRSS0_PHY_787_DATA 0x00005555
#define DDRSS0_PHY_788_DATA 0x0000B5B5
#define DDRSS0_PHY_789_DATA 0x00004A4A
#define DDRSS0_PHY_790_DATA 0x00005656
#define DDRSS0_PHY_791_DATA 0x0000A9A9
#define DDRSS0_PHY_792_DATA 0x0000A9A9
#define DDRSS0_PHY_793_DATA 0x0000B5B5
#define DDRSS0_PHY_794_DATA 0x00000000
#define DDRSS0_PHY_795_DATA 0x00000000
#define DDRSS0_PHY_796_DATA 0x2A000000
#define DDRSS0_PHY_797_DATA 0x00000808
#define DDRSS0_PHY_798_DATA 0x0F000000
#define DDRSS0_PHY_799_DATA 0x00000F0F
#define DDRSS0_PHY_800_DATA 0x10200000
#define DDRSS0_PHY_801_DATA 0x0C002006
#define DDRSS0_PHY_802_DATA 0x00000000
#define DDRSS0_PHY_803_DATA 0x00000000
#define DDRSS0_PHY_804_DATA 0x55555555
#define DDRSS0_PHY_805_DATA 0xAAAAAAAA
#define DDRSS0_PHY_806_DATA 0x55555555
#define DDRSS0_PHY_807_DATA 0xAAAAAAAA
#define DDRSS0_PHY_808_DATA 0x00005555
#define DDRSS0_PHY_809_DATA 0x01000100
#define DDRSS0_PHY_810_DATA 0x00800180
#define DDRSS0_PHY_811_DATA 0x00000000
#define DDRSS0_PHY_812_DATA 0x00000000
#define DDRSS0_PHY_813_DATA 0x00000000
#define DDRSS0_PHY_814_DATA 0x00000000
#define DDRSS0_PHY_815_DATA 0x00000000
#define DDRSS0_PHY_816_DATA 0x00000000
#define DDRSS0_PHY_817_DATA 0x00000000
#define DDRSS0_PHY_818_DATA 0x00000000
#define DDRSS0_PHY_819_DATA 0x00000000
#define DDRSS0_PHY_820_DATA 0x00000000
#define DDRSS0_PHY_821_DATA 0x00000000
#define DDRSS0_PHY_822_DATA 0x00000000
#define DDRSS0_PHY_823_DATA 0x00000000
#define DDRSS0_PHY_824_DATA 0x00000000
#define DDRSS0_PHY_825_DATA 0x00000000
#define DDRSS0_PHY_826_DATA 0x00000000
#define DDRSS0_PHY_827_DATA 0x00000000
#define DDRSS0_PHY_828_DATA 0x00000000
#define DDRSS0_PHY_829_DATA 0x00000000
#define DDRSS0_PHY_830_DATA 0x00000000
#define DDRSS0_PHY_831_DATA 0x00000000
#define DDRSS0_PHY_832_DATA 0x00000000
#define DDRSS0_PHY_833_DATA 0x00000000
#define DDRSS0_PHY_834_DATA 0x00000104
#define DDRSS0_PHY_835_DATA 0x00000120
#define DDRSS0_PHY_836_DATA 0x00000000
#define DDRSS0_PHY_837_DATA 0x00000000
#define DDRSS0_PHY_838_DATA 0x00000000
#define DDRSS0_PHY_839_DATA 0x00000000
#define DDRSS0_PHY_840_DATA 0x00000000
#define DDRSS0_PHY_841_DATA 0x00000000
#define DDRSS0_PHY_842_DATA 0x00000000
#define DDRSS0_PHY_843_DATA 0x00000001
#define DDRSS0_PHY_844_DATA 0x07FF0000
#define DDRSS0_PHY_845_DATA 0x0080081F
#define DDRSS0_PHY_846_DATA 0x00081020
#define DDRSS0_PHY_847_DATA 0x04010000
#define DDRSS0_PHY_848_DATA 0x00000000
#define DDRSS0_PHY_849_DATA 0x00000000
#define DDRSS0_PHY_850_DATA 0x00000000
#define DDRSS0_PHY_851_DATA 0x00000100
#define DDRSS0_PHY_852_DATA 0x01CC0C01
#define DDRSS0_PHY_853_DATA 0x1003CC0C
#define DDRSS0_PHY_854_DATA 0x20000140
#define DDRSS0_PHY_855_DATA 0x07FF0200
#define DDRSS0_PHY_856_DATA 0x0000DD01
#define DDRSS0_PHY_857_DATA 0x10100303
#define DDRSS0_PHY_858_DATA 0x10101010
#define DDRSS0_PHY_859_DATA 0x10101010
#define DDRSS0_PHY_860_DATA 0x00021010
#define DDRSS0_PHY_861_DATA 0x00100010
#define DDRSS0_PHY_862_DATA 0x00100010
#define DDRSS0_PHY_863_DATA 0x00100010
#define DDRSS0_PHY_864_DATA 0x00100010
#define DDRSS0_PHY_865_DATA 0x00050010
#define DDRSS0_PHY_866_DATA 0x51517041
#define DDRSS0_PHY_867_DATA 0x31C06001
#define DDRSS0_PHY_868_DATA 0x07AB0340
#define DDRSS0_PHY_869_DATA 0x00C0C001
#define DDRSS0_PHY_870_DATA 0x0E0D0001
#define DDRSS0_PHY_871_DATA 0x10001000
#define DDRSS0_PHY_872_DATA 0x0C083E42
#define DDRSS0_PHY_873_DATA 0x0F0C3701
#define DDRSS0_PHY_874_DATA 0x01000140
#define DDRSS0_PHY_875_DATA 0x0C000420
#define DDRSS0_PHY_876_DATA 0x00000198
#define DDRSS0_PHY_877_DATA 0x0A0000D0
#define DDRSS0_PHY_878_DATA 0x00030200
#define DDRSS0_PHY_879_DATA 0x02800000
#define DDRSS0_PHY_880_DATA 0x80800000
#define DDRSS0_PHY_881_DATA 0x000E2010
#define DDRSS0_PHY_882_DATA 0x76543210
#define DDRSS0_PHY_883_DATA 0x00000008
#define DDRSS0_PHY_884_DATA 0x02800280
#define DDRSS0_PHY_885_DATA 0x02800280
#define DDRSS0_PHY_886_DATA 0x02800280
#define DDRSS0_PHY_887_DATA 0x02800280
#define DDRSS0_PHY_888_DATA 0x00000280
#define DDRSS0_PHY_889_DATA 0x0000A000
#define DDRSS0_PHY_890_DATA 0x00A000A0
#define DDRSS0_PHY_891_DATA 0x00A000A0
#define DDRSS0_PHY_892_DATA 0x00A000A0
#define DDRSS0_PHY_893_DATA 0x00A000A0
#define DDRSS0_PHY_894_DATA 0x00A000A0
#define DDRSS0_PHY_895_DATA 0x00A000A0
#define DDRSS0_PHY_896_DATA 0x00A000A0
#define DDRSS0_PHY_897_DATA 0x00A000A0
#define DDRSS0_PHY_898_DATA 0x01C200A0
#define DDRSS0_PHY_899_DATA 0x01A00005
#define DDRSS0_PHY_900_DATA 0x00000000
#define DDRSS0_PHY_901_DATA 0x00000000
#define DDRSS0_PHY_902_DATA 0x00080200
#define DDRSS0_PHY_903_DATA 0x00000000
#define DDRSS0_PHY_904_DATA 0x20202000
#define DDRSS0_PHY_905_DATA 0x20202020
#define DDRSS0_PHY_906_DATA 0xF0F02020
#define DDRSS0_PHY_907_DATA 0x00000000
#define DDRSS0_PHY_908_DATA 0x00000000
#define DDRSS0_PHY_909_DATA 0x00000000
#define DDRSS0_PHY_910_DATA 0x00000000
#define DDRSS0_PHY_911_DATA 0x00000000
#define DDRSS0_PHY_912_DATA 0x00000000
#define DDRSS0_PHY_913_DATA 0x00000000
#define DDRSS0_PHY_914_DATA 0x00000000
#define DDRSS0_PHY_915_DATA 0x00000000
#define DDRSS0_PHY_916_DATA 0x00000000
#define DDRSS0_PHY_917_DATA 0x00000000
#define DDRSS0_PHY_918_DATA 0x00000000
#define DDRSS0_PHY_919_DATA 0x00000000
#define DDRSS0_PHY_920_DATA 0x00000000
#define DDRSS0_PHY_921_DATA 0x00000000
#define DDRSS0_PHY_922_DATA 0x00000000
#define DDRSS0_PHY_923_DATA 0x00000000
#define DDRSS0_PHY_924_DATA 0x00000000
#define DDRSS0_PHY_925_DATA 0x00000000
#define DDRSS0_PHY_926_DATA 0x00000000
#define DDRSS0_PHY_927_DATA 0x00000000
#define DDRSS0_PHY_928_DATA 0x00000000
#define DDRSS0_PHY_929_DATA 0x00000000
#define DDRSS0_PHY_930_DATA 0x00000000
#define DDRSS0_PHY_931_DATA 0x00000000
#define DDRSS0_PHY_932_DATA 0x00000000
#define DDRSS0_PHY_933_DATA 0x00000000
#define DDRSS0_PHY_934_DATA 0x00000000
#define DDRSS0_PHY_935_DATA 0x00000000
#define DDRSS0_PHY_936_DATA 0x00000000
#define DDRSS0_PHY_937_DATA 0x00000000
#define DDRSS0_PHY_938_DATA 0x00000000
#define DDRSS0_PHY_939_DATA 0x00000000
#define DDRSS0_PHY_940_DATA 0x00000000
#define DDRSS0_PHY_941_DATA 0x00000000
#define DDRSS0_PHY_942_DATA 0x00000000
#define DDRSS0_PHY_943_DATA 0x00000000
#define DDRSS0_PHY_944_DATA 0x00000000
#define DDRSS0_PHY_945_DATA 0x00000000
#define DDRSS0_PHY_946_DATA 0x00000000
#define DDRSS0_PHY_947_DATA 0x00000000
#define DDRSS0_PHY_948_DATA 0x00000000
#define DDRSS0_PHY_949_DATA 0x00000000
#define DDRSS0_PHY_950_DATA 0x00000000
#define DDRSS0_PHY_951_DATA 0x00000000
#define DDRSS0_PHY_952_DATA 0x00000000
#define DDRSS0_PHY_953_DATA 0x00000000
#define DDRSS0_PHY_954_DATA 0x00000000
#define DDRSS0_PHY_955_DATA 0x00000000
#define DDRSS0_PHY_956_DATA 0x00000000
#define DDRSS0_PHY_957_DATA 0x00000000
#define DDRSS0_PHY_958_DATA 0x00000000
#define DDRSS0_PHY_959_DATA 0x00000000
#define DDRSS0_PHY_960_DATA 0x00000000
#define DDRSS0_PHY_961_DATA 0x00000000
#define DDRSS0_PHY_962_DATA 0x00000000
#define DDRSS0_PHY_963_DATA 0x00000000
#define DDRSS0_PHY_964_DATA 0x00000000
#define DDRSS0_PHY_965_DATA 0x00000000
#define DDRSS0_PHY_966_DATA 0x00000000
#define DDRSS0_PHY_967_DATA 0x00000000
#define DDRSS0_PHY_968_DATA 0x00000000
#define DDRSS0_PHY_969_DATA 0x00000000
#define DDRSS0_PHY_970_DATA 0x00000000
#define DDRSS0_PHY_971_DATA 0x00000000
#define DDRSS0_PHY_972_DATA 0x00000000
#define DDRSS0_PHY_973_DATA 0x00000000
#define DDRSS0_PHY_974_DATA 0x00000000
#define DDRSS0_PHY_975_DATA 0x00000000
#define DDRSS0_PHY_976_DATA 0x00000000
#define DDRSS0_PHY_977_DATA 0x00000000
#define DDRSS0_PHY_978_DATA 0x00000000
#define DDRSS0_PHY_979_DATA 0x00000000
#define DDRSS0_PHY_980_DATA 0x00000000
#define DDRSS0_PHY_981_DATA 0x00000000
#define DDRSS0_PHY_982_DATA 0x00000000
#define DDRSS0_PHY_983_DATA 0x00000000
#define DDRSS0_PHY_984_DATA 0x00000000
#define DDRSS0_PHY_985_DATA 0x00000000
#define DDRSS0_PHY_986_DATA 0x00000000
#define DDRSS0_PHY_987_DATA 0x00000000
#define DDRSS0_PHY_988_DATA 0x00000000
#define DDRSS0_PHY_989_DATA 0x00000000
#define DDRSS0_PHY_990_DATA 0x00000000
#define DDRSS0_PHY_991_DATA 0x00000000
#define DDRSS0_PHY_992_DATA 0x00000000
#define DDRSS0_PHY_993_DATA 0x00000000
#define DDRSS0_PHY_994_DATA 0x00000000
#define DDRSS0_PHY_995_DATA 0x00000000
#define DDRSS0_PHY_996_DATA 0x00000000
#define DDRSS0_PHY_997_DATA 0x00000000
#define DDRSS0_PHY_998_DATA 0x00000000
#define DDRSS0_PHY_999_DATA 0x00000000
#define DDRSS0_PHY_1000_DATA 0x00000000
#define DDRSS0_PHY_1001_DATA 0x00000000
#define DDRSS0_PHY_1002_DATA 0x00000000
#define DDRSS0_PHY_1003_DATA 0x00000000
#define DDRSS0_PHY_1004_DATA 0x00000000
#define DDRSS0_PHY_1005_DATA 0x00000000
#define DDRSS0_PHY_1006_DATA 0x00000000
#define DDRSS0_PHY_1007_DATA 0x00000000
#define DDRSS0_PHY_1008_DATA 0x00000000
#define DDRSS0_PHY_1009_DATA 0x00000000
#define DDRSS0_PHY_1010_DATA 0x00000000
#define DDRSS0_PHY_1011_DATA 0x00000000
#define DDRSS0_PHY_1012_DATA 0x00000000
#define DDRSS0_PHY_1013_DATA 0x00000000
#define DDRSS0_PHY_1014_DATA 0x00000000
#define DDRSS0_PHY_1015_DATA 0x00000000
#define DDRSS0_PHY_1016_DATA 0x00000000
#define DDRSS0_PHY_1017_DATA 0x00000000
#define DDRSS0_PHY_1018_DATA 0x00000000
#define DDRSS0_PHY_1019_DATA 0x00000000
#define DDRSS0_PHY_1020_DATA 0x00000000
#define DDRSS0_PHY_1021_DATA 0x00000000
#define DDRSS0_PHY_1022_DATA 0x00000000
#define DDRSS0_PHY_1023_DATA 0x00000000
#define DDRSS0_PHY_1024_DATA 0x00000000
#define DDRSS0_PHY_1025_DATA 0x00000000
#define DDRSS0_PHY_1026_DATA 0x00000000
#define DDRSS0_PHY_1027_DATA 0x00000000
#define DDRSS0_PHY_1028_DATA 0x00000000
#define DDRSS0_PHY_1029_DATA 0x00000100
#define DDRSS0_PHY_1030_DATA 0x00000200
#define DDRSS0_PHY_1031_DATA 0x00000000
#define DDRSS0_PHY_1032_DATA 0x00000000
#define DDRSS0_PHY_1033_DATA 0x00000000
#define DDRSS0_PHY_1034_DATA 0x00000000
#define DDRSS0_PHY_1035_DATA 0x00400000
#define DDRSS0_PHY_1036_DATA 0x00000080
#define DDRSS0_PHY_1037_DATA 0x00DCBA98
#define DDRSS0_PHY_1038_DATA 0x03000000
#define DDRSS0_PHY_1039_DATA 0x00200000
#define DDRSS0_PHY_1040_DATA 0x00000000
#define DDRSS0_PHY_1041_DATA 0x00000000
#define DDRSS0_PHY_1042_DATA 0x00000000
#define DDRSS0_PHY_1043_DATA 0x00000000
#define DDRSS0_PHY_1044_DATA 0x00000000
#define DDRSS0_PHY_1045_DATA 0x0000002A
#define DDRSS0_PHY_1046_DATA 0x00000015
#define DDRSS0_PHY_1047_DATA 0x00000015
#define DDRSS0_PHY_1048_DATA 0x0000002A
#define DDRSS0_PHY_1049_DATA 0x00000033
#define DDRSS0_PHY_1050_DATA 0x0000000C
#define DDRSS0_PHY_1051_DATA 0x0000000C
#define DDRSS0_PHY_1052_DATA 0x00000033
#define DDRSS0_PHY_1053_DATA 0x00543210
#define DDRSS0_PHY_1054_DATA 0x003F0000
#define DDRSS0_PHY_1055_DATA 0x000F013F
#define DDRSS0_PHY_1056_DATA 0x20202003
#define DDRSS0_PHY_1057_DATA 0x00202020
#define DDRSS0_PHY_1058_DATA 0x20008008
#define DDRSS0_PHY_1059_DATA 0x00000810
#define DDRSS0_PHY_1060_DATA 0x00000F00
#define DDRSS0_PHY_1061_DATA 0x00000000
#define DDRSS0_PHY_1062_DATA 0x00000000
#define DDRSS0_PHY_1063_DATA 0x00000000
#define DDRSS0_PHY_1064_DATA 0x000305CC
#define DDRSS0_PHY_1065_DATA 0x00030000
#define DDRSS0_PHY_1066_DATA 0x00000300
#define DDRSS0_PHY_1067_DATA 0x00000300
#define DDRSS0_PHY_1068_DATA 0x00000300
#define DDRSS0_PHY_1069_DATA 0x00000300
#define DDRSS0_PHY_1070_DATA 0x00000300
#define DDRSS0_PHY_1071_DATA 0x42080010
#define DDRSS0_PHY_1072_DATA 0x0000803E
#define DDRSS0_PHY_1073_DATA 0x00000001
#define DDRSS0_PHY_1074_DATA 0x01000102
#define DDRSS0_PHY_1075_DATA 0x00008000
#define DDRSS0_PHY_1076_DATA 0x00000000
#define DDRSS0_PHY_1077_DATA 0x00000000
#define DDRSS0_PHY_1078_DATA 0x00000000
#define DDRSS0_PHY_1079_DATA 0x00000000
#define DDRSS0_PHY_1080_DATA 0x00000000
#define DDRSS0_PHY_1081_DATA 0x00000000
#define DDRSS0_PHY_1082_DATA 0x00000000
#define DDRSS0_PHY_1083_DATA 0x00000000
#define DDRSS0_PHY_1084_DATA 0x00000000
#define DDRSS0_PHY_1085_DATA 0x00000000
#define DDRSS0_PHY_1086_DATA 0x00000000
#define DDRSS0_PHY_1087_DATA 0x00000000
#define DDRSS0_PHY_1088_DATA 0x00000000
#define DDRSS0_PHY_1089_DATA 0x00000000
#define DDRSS0_PHY_1090_DATA 0x00000000
#define DDRSS0_PHY_1091_DATA 0x00000000
#define DDRSS0_PHY_1092_DATA 0x00000000
#define DDRSS0_PHY_1093_DATA 0x00000000
#define DDRSS0_PHY_1094_DATA 0x00000000
#define DDRSS0_PHY_1095_DATA 0x00000000
#define DDRSS0_PHY_1096_DATA 0x00000000
#define DDRSS0_PHY_1097_DATA 0x00000000
#define DDRSS0_PHY_1098_DATA 0x00000000
#define DDRSS0_PHY_1099_DATA 0x00000000
#define DDRSS0_PHY_1100_DATA 0x00000000
#define DDRSS0_PHY_1101_DATA 0x00000000
#define DDRSS0_PHY_1102_DATA 0x00000000
#define DDRSS0_PHY_1103_DATA 0x00000000
#define DDRSS0_PHY_1104_DATA 0x00000000
#define DDRSS0_PHY_1105_DATA 0x00000000
#define DDRSS0_PHY_1106_DATA 0x00000000
#define DDRSS0_PHY_1107_DATA 0x00000000
#define DDRSS0_PHY_1108_DATA 0x00000000
#define DDRSS0_PHY_1109_DATA 0x00000000
#define DDRSS0_PHY_1110_DATA 0x00000000
#define DDRSS0_PHY_1111_DATA 0x00000000
#define DDRSS0_PHY_1112_DATA 0x00000000
#define DDRSS0_PHY_1113_DATA 0x00000000
#define DDRSS0_PHY_1114_DATA 0x00000000
#define DDRSS0_PHY_1115_DATA 0x00000000
#define DDRSS0_PHY_1116_DATA 0x00000000
#define DDRSS0_PHY_1117_DATA 0x00000000
#define DDRSS0_PHY_1118_DATA 0x00000000
#define DDRSS0_PHY_1119_DATA 0x00000000
#define DDRSS0_PHY_1120_DATA 0x00000000
#define DDRSS0_PHY_1121_DATA 0x00000000
#define DDRSS0_PHY_1122_DATA 0x00000000
#define DDRSS0_PHY_1123_DATA 0x00000000
#define DDRSS0_PHY_1124_DATA 0x00000000
#define DDRSS0_PHY_1125_DATA 0x00000000
#define DDRSS0_PHY_1126_DATA 0x00000000
#define DDRSS0_PHY_1127_DATA 0x00000000
#define DDRSS0_PHY_1128_DATA 0x00000000
#define DDRSS0_PHY_1129_DATA 0x00000000
#define DDRSS0_PHY_1130_DATA 0x00000000
#define DDRSS0_PHY_1131_DATA 0x00000000
#define DDRSS0_PHY_1132_DATA 0x00000000
#define DDRSS0_PHY_1133_DATA 0x00000000
#define DDRSS0_PHY_1134_DATA 0x00000000
#define DDRSS0_PHY_1135_DATA 0x00000000
#define DDRSS0_PHY_1136_DATA 0x00000000
#define DDRSS0_PHY_1137_DATA 0x00000000
#define DDRSS0_PHY_1138_DATA 0x00000000
#define DDRSS0_PHY_1139_DATA 0x00000000
#define DDRSS0_PHY_1140_DATA 0x00000000
#define DDRSS0_PHY_1141_DATA 0x00000000
#define DDRSS0_PHY_1142_DATA 0x00000000
#define DDRSS0_PHY_1143_DATA 0x00000000
#define DDRSS0_PHY_1144_DATA 0x00000000
#define DDRSS0_PHY_1145_DATA 0x00000000
#define DDRSS0_PHY_1146_DATA 0x00000000
#define DDRSS0_PHY_1147_DATA 0x00000000
#define DDRSS0_PHY_1148_DATA 0x00000000
#define DDRSS0_PHY_1149_DATA 0x00000000
#define DDRSS0_PHY_1150_DATA 0x00000000
#define DDRSS0_PHY_1151_DATA 0x00000000
#define DDRSS0_PHY_1152_DATA 0x00000000
#define DDRSS0_PHY_1153_DATA 0x00000000
#define DDRSS0_PHY_1154_DATA 0x00000000
#define DDRSS0_PHY_1155_DATA 0x00000000
#define DDRSS0_PHY_1156_DATA 0x00000000
#define DDRSS0_PHY_1157_DATA 0x00000000
#define DDRSS0_PHY_1158_DATA 0x00000000
#define DDRSS0_PHY_1159_DATA 0x00000000
#define DDRSS0_PHY_1160_DATA 0x00000000
#define DDRSS0_PHY_1161_DATA 0x00000000
#define DDRSS0_PHY_1162_DATA 0x00000000
#define DDRSS0_PHY_1163_DATA 0x00000000
#define DDRSS0_PHY_1164_DATA 0x00000000
#define DDRSS0_PHY_1165_DATA 0x00000000
#define DDRSS0_PHY_1166_DATA 0x00000000
#define DDRSS0_PHY_1167_DATA 0x00000000
#define DDRSS0_PHY_1168_DATA 0x00000000
#define DDRSS0_PHY_1169_DATA 0x00000000
#define DDRSS0_PHY_1170_DATA 0x00000000
#define DDRSS0_PHY_1171_DATA 0x00000000
#define DDRSS0_PHY_1172_DATA 0x00000000
#define DDRSS0_PHY_1173_DATA 0x00000000
#define DDRSS0_PHY_1174_DATA 0x00000000
#define DDRSS0_PHY_1175_DATA 0x00000000
#define DDRSS0_PHY_1176_DATA 0x00000000
#define DDRSS0_PHY_1177_DATA 0x00000000
#define DDRSS0_PHY_1178_DATA 0x00000000
#define DDRSS0_PHY_1179_DATA 0x00000000
#define DDRSS0_PHY_1180_DATA 0x00000000
#define DDRSS0_PHY_1181_DATA 0x00000000
#define DDRSS0_PHY_1182_DATA 0x00000000
#define DDRSS0_PHY_1183_DATA 0x00000000
#define DDRSS0_PHY_1184_DATA 0x00000000
#define DDRSS0_PHY_1185_DATA 0x00000000
#define DDRSS0_PHY_1186_DATA 0x00000000
#define DDRSS0_PHY_1187_DATA 0x00000000
#define DDRSS0_PHY_1188_DATA 0x00000000
#define DDRSS0_PHY_1189_DATA 0x00000000
#define DDRSS0_PHY_1190_DATA 0x00000000
#define DDRSS0_PHY_1191_DATA 0x00000000
#define DDRSS0_PHY_1192_DATA 0x00000000
#define DDRSS0_PHY_1193_DATA 0x00000000
#define DDRSS0_PHY_1194_DATA 0x00000000
#define DDRSS0_PHY_1195_DATA 0x00000000
#define DDRSS0_PHY_1196_DATA 0x00000000
#define DDRSS0_PHY_1197_DATA 0x00000000
#define DDRSS0_PHY_1198_DATA 0x00000000
#define DDRSS0_PHY_1199_DATA 0x00000000
#define DDRSS0_PHY_1200_DATA 0x00000000
#define DDRSS0_PHY_1201_DATA 0x00000000
#define DDRSS0_PHY_1202_DATA 0x00000000
#define DDRSS0_PHY_1203_DATA 0x00000000
#define DDRSS0_PHY_1204_DATA 0x00000000
#define DDRSS0_PHY_1205_DATA 0x00000000
#define DDRSS0_PHY_1206_DATA 0x00000000
#define DDRSS0_PHY_1207_DATA 0x00000000
#define DDRSS0_PHY_1208_DATA 0x00000000
#define DDRSS0_PHY_1209_DATA 0x00000000
#define DDRSS0_PHY_1210_DATA 0x00000000
#define DDRSS0_PHY_1211_DATA 0x00000000
#define DDRSS0_PHY_1212_DATA 0x00000000
#define DDRSS0_PHY_1213_DATA 0x00000000
#define DDRSS0_PHY_1214_DATA 0x00000000
#define DDRSS0_PHY_1215_DATA 0x00000000
#define DDRSS0_PHY_1216_DATA 0x00000000
#define DDRSS0_PHY_1217_DATA 0x00000000
#define DDRSS0_PHY_1218_DATA 0x00000000
#define DDRSS0_PHY_1219_DATA 0x00000000
#define DDRSS0_PHY_1220_DATA 0x00000000
#define DDRSS0_PHY_1221_DATA 0x00000000
#define DDRSS0_PHY_1222_DATA 0x00000000
#define DDRSS0_PHY_1223_DATA 0x00000000
#define DDRSS0_PHY_1224_DATA 0x00000000
#define DDRSS0_PHY_1225_DATA 0x00000000
#define DDRSS0_PHY_1226_DATA 0x00000000
#define DDRSS0_PHY_1227_DATA 0x00000000
#define DDRSS0_PHY_1228_DATA 0x00000000
#define DDRSS0_PHY_1229_DATA 0x00000000
#define DDRSS0_PHY_1230_DATA 0x00000000
#define DDRSS0_PHY_1231_DATA 0x00000000
#define DDRSS0_PHY_1232_DATA 0x00000000
#define DDRSS0_PHY_1233_DATA 0x00000000
#define DDRSS0_PHY_1234_DATA 0x00000000
#define DDRSS0_PHY_1235_DATA 0x00000000
#define DDRSS0_PHY_1236_DATA 0x00000000
#define DDRSS0_PHY_1237_DATA 0x00000000
#define DDRSS0_PHY_1238_DATA 0x00000000
#define DDRSS0_PHY_1239_DATA 0x00000000
#define DDRSS0_PHY_1240_DATA 0x00000000
#define DDRSS0_PHY_1241_DATA 0x00000000
#define DDRSS0_PHY_1242_DATA 0x00000000
#define DDRSS0_PHY_1243_DATA 0x00000000
#define DDRSS0_PHY_1244_DATA 0x00000000
#define DDRSS0_PHY_1245_DATA 0x00000000
#define DDRSS0_PHY_1246_DATA 0x00000000
#define DDRSS0_PHY_1247_DATA 0x00000000
#define DDRSS0_PHY_1248_DATA 0x00000000
#define DDRSS0_PHY_1249_DATA 0x00000000
#define DDRSS0_PHY_1250_DATA 0x00000000
#define DDRSS0_PHY_1251_DATA 0x00000000
#define DDRSS0_PHY_1252_DATA 0x00000000
#define DDRSS0_PHY_1253_DATA 0x00000000
#define DDRSS0_PHY_1254_DATA 0x00000000
#define DDRSS0_PHY_1255_DATA 0x00000000
#define DDRSS0_PHY_1256_DATA 0x00000000
#define DDRSS0_PHY_1257_DATA 0x00000000
#define DDRSS0_PHY_1258_DATA 0x00000000
#define DDRSS0_PHY_1259_DATA 0x00000000
#define DDRSS0_PHY_1260_DATA 0x00000000
#define DDRSS0_PHY_1261_DATA 0x00000000
#define DDRSS0_PHY_1262_DATA 0x00000000
#define DDRSS0_PHY_1263_DATA 0x00000000
#define DDRSS0_PHY_1264_DATA 0x00000000
#define DDRSS0_PHY_1265_DATA 0x00000000
#define DDRSS0_PHY_1266_DATA 0x00000000
#define DDRSS0_PHY_1267_DATA 0x00000000
#define DDRSS0_PHY_1268_DATA 0x00000000
#define DDRSS0_PHY_1269_DATA 0x00000000
#define DDRSS0_PHY_1270_DATA 0x00000000
#define DDRSS0_PHY_1271_DATA 0x00000000
#define DDRSS0_PHY_1272_DATA 0x00000000
#define DDRSS0_PHY_1273_DATA 0x00000000
#define DDRSS0_PHY_1274_DATA 0x00000000
#define DDRSS0_PHY_1275_DATA 0x00000000
#define DDRSS0_PHY_1276_DATA 0x00000000
#define DDRSS0_PHY_1277_DATA 0x00000000
#define DDRSS0_PHY_1278_DATA 0x00000000
#define DDRSS0_PHY_1279_DATA 0x00000000
#define DDRSS0_PHY_1280_DATA 0x00000000
#define DDRSS0_PHY_1281_DATA 0x00010100
#define DDRSS0_PHY_1282_DATA 0x00000000
#define DDRSS0_PHY_1283_DATA 0x00000000
#define DDRSS0_PHY_1284_DATA 0x00050000
#define DDRSS0_PHY_1285_DATA 0x04000000
#define DDRSS0_PHY_1286_DATA 0x00000055
#define DDRSS0_PHY_1287_DATA 0x00000000
#define DDRSS0_PHY_1288_DATA 0x00000000
#define DDRSS0_PHY_1289_DATA 0x00000000
#define DDRSS0_PHY_1290_DATA 0x00000000
#define DDRSS0_PHY_1291_DATA 0x00002001
#define DDRSS0_PHY_1292_DATA 0x0000400F
#define DDRSS0_PHY_1293_DATA 0x50020028
#define DDRSS0_PHY_1294_DATA 0x01010000
#define DDRSS0_PHY_1295_DATA 0x80080001
#define DDRSS0_PHY_1296_DATA 0x10200000
#define DDRSS0_PHY_1297_DATA 0x00000008
#define DDRSS0_PHY_1298_DATA 0x00000000
#define DDRSS0_PHY_1299_DATA 0x01090E00
#define DDRSS0_PHY_1300_DATA 0x00040101
#define DDRSS0_PHY_1301_DATA 0x0000010F
#define DDRSS0_PHY_1302_DATA 0x00000000
#define DDRSS0_PHY_1303_DATA 0x0000FFFF
#define DDRSS0_PHY_1304_DATA 0x00000000
#define DDRSS0_PHY_1305_DATA 0x01010000
#define DDRSS0_PHY_1306_DATA 0x01080402
#define DDRSS0_PHY_1307_DATA 0x01200F02
#define DDRSS0_PHY_1308_DATA 0x00194280
#define DDRSS0_PHY_1309_DATA 0x00000004
#define DDRSS0_PHY_1310_DATA 0x00052000
#define DDRSS0_PHY_1311_DATA 0x00000000
#define DDRSS0_PHY_1312_DATA 0x00000000
#define DDRSS0_PHY_1313_DATA 0x00000000
#define DDRSS0_PHY_1314_DATA 0x00000000
#define DDRSS0_PHY_1315_DATA 0x00000000
#define DDRSS0_PHY_1316_DATA 0x00000000
#define DDRSS0_PHY_1317_DATA 0x01000000
#define DDRSS0_PHY_1318_DATA 0x00000705
#define DDRSS0_PHY_1319_DATA 0x00000054
#define DDRSS0_PHY_1320_DATA 0x00030820
#define DDRSS0_PHY_1321_DATA 0x00010820
#define DDRSS0_PHY_1322_DATA 0x00010820
#define DDRSS0_PHY_1323_DATA 0x00010820
#define DDRSS0_PHY_1324_DATA 0x00010820
#define DDRSS0_PHY_1325_DATA 0x00010820
#define DDRSS0_PHY_1326_DATA 0x00010820
#define DDRSS0_PHY_1327_DATA 0x00010820
#define DDRSS0_PHY_1328_DATA 0x00010820
#define DDRSS0_PHY_1329_DATA 0x00000000
#define DDRSS0_PHY_1330_DATA 0x00000074
#define DDRSS0_PHY_1331_DATA 0x00000400
#define DDRSS0_PHY_1332_DATA 0x00000108
#define DDRSS0_PHY_1333_DATA 0x00000000
#define DDRSS0_PHY_1334_DATA 0x00000000
#define DDRSS0_PHY_1335_DATA 0x00000000
#define DDRSS0_PHY_1336_DATA 0x00000000
#define DDRSS0_PHY_1337_DATA 0x00000000
#define DDRSS0_PHY_1338_DATA 0x03000000
#define DDRSS0_PHY_1339_DATA 0x00000000
#define DDRSS0_PHY_1340_DATA 0x00000000
#define DDRSS0_PHY_1341_DATA 0x00000000
#define DDRSS0_PHY_1342_DATA 0x04102006
#define DDRSS0_PHY_1343_DATA 0x00041020
#define DDRSS0_PHY_1344_DATA 0x01C98C98
#define DDRSS0_PHY_1345_DATA 0x3F400000
#define DDRSS0_PHY_1346_DATA 0x3F3F1F3F
#define DDRSS0_PHY_1347_DATA 0x0000001F
#define DDRSS0_PHY_1348_DATA 0x00000000
#define DDRSS0_PHY_1349_DATA 0x00000000
#define DDRSS0_PHY_1350_DATA 0x00000000
#define DDRSS0_PHY_1351_DATA 0x00010000
#define DDRSS0_PHY_1352_DATA 0x00000000
#define DDRSS0_PHY_1353_DATA 0x00000000
#define DDRSS0_PHY_1354_DATA 0x00000000
#define DDRSS0_PHY_1355_DATA 0x00000000
#define DDRSS0_PHY_1356_DATA 0x76543210
#define DDRSS0_PHY_1357_DATA 0x00010198
#define DDRSS0_PHY_1358_DATA 0x00000000
#define DDRSS0_PHY_1359_DATA 0x00000000
#define DDRSS0_PHY_1360_DATA 0x00000000
#define DDRSS0_PHY_1361_DATA 0x00040700
#define DDRSS0_PHY_1362_DATA 0x00000000
#define DDRSS0_PHY_1363_DATA 0x00000000
#define DDRSS0_PHY_1364_DATA 0x00000000
#define DDRSS0_PHY_1365_DATA 0x00000000
#define DDRSS0_PHY_1366_DATA 0x00000000
#define DDRSS0_PHY_1367_DATA 0x00000002
#define DDRSS0_PHY_1368_DATA 0x00000000
#define DDRSS0_PHY_1369_DATA 0x00000000
#define DDRSS0_PHY_1370_DATA 0x00000000
#define DDRSS0_PHY_1371_DATA 0x00000000
#define DDRSS0_PHY_1372_DATA 0x00000000
#define DDRSS0_PHY_1373_DATA 0x00000000
#define DDRSS0_PHY_1374_DATA 0x00080000
#define DDRSS0_PHY_1375_DATA 0x000007FF
#define DDRSS0_PHY_1376_DATA 0x00000000
#define DDRSS0_PHY_1377_DATA 0x00000000
#define DDRSS0_PHY_1378_DATA 0x00000000
#define DDRSS0_PHY_1379_DATA 0x00000000
#define DDRSS0_PHY_1380_DATA 0x00000000
#define DDRSS0_PHY_1381_DATA 0x00000000
#define DDRSS0_PHY_1382_DATA 0x000FFFFF
#define DDRSS0_PHY_1383_DATA 0x000FFFFF
#define DDRSS0_PHY_1384_DATA 0x0000FFFF
#define DDRSS0_PHY_1385_DATA 0xFFFFFFF0
#define DDRSS0_PHY_1386_DATA 0x030FFFFF
#define DDRSS0_PHY_1387_DATA 0x01FFFFFF
#define DDRSS0_PHY_1388_DATA 0x0000FFFF
#define DDRSS0_PHY_1389_DATA 0x00000000
#define DDRSS0_PHY_1390_DATA 0x00000000
#define DDRSS0_PHY_1391_DATA 0x00000000
#define DDRSS0_PHY_1392_DATA 0x00000000
#define DDRSS0_PHY_1393_DATA 0x0001F7C0
#define DDRSS0_PHY_1394_DATA 0x00000003
#define DDRSS0_PHY_1395_DATA 0x00000000
#define DDRSS0_PHY_1396_DATA 0x00001142
#define DDRSS0_PHY_1397_DATA 0x010207AB
#define DDRSS0_PHY_1398_DATA 0x01000080
#define DDRSS0_PHY_1399_DATA 0x03900390
#define DDRSS0_PHY_1400_DATA 0x03900390
#define DDRSS0_PHY_1401_DATA 0x00000390
#define DDRSS0_PHY_1402_DATA 0x00000390
#define DDRSS0_PHY_1403_DATA 0x00000390
#define DDRSS0_PHY_1404_DATA 0x00000390
#define DDRSS0_PHY_1405_DATA 0x00000005
#define DDRSS0_PHY_1406_DATA 0x01813FCC
#define DDRSS0_PHY_1407_DATA 0x000000CC
#define DDRSS0_PHY_1408_DATA 0x0C000DFF
#define DDRSS0_PHY_1409_DATA 0x30000DFF
#define DDRSS0_PHY_1410_DATA 0x3F0DFF11
#define DDRSS0_PHY_1411_DATA 0x000100F0
#define DDRSS0_PHY_1412_DATA 0x780DFFCC
#define DDRSS0_PHY_1413_DATA 0x00007E31
#define DDRSS0_PHY_1414_DATA 0x000CBF11
#define DDRSS0_PHY_1415_DATA 0x01990010
#define DDRSS0_PHY_1416_DATA 0x000CBF11
#define DDRSS0_PHY_1417_DATA 0x01990010
#define DDRSS0_PHY_1418_DATA 0x3F0DFF11
#define DDRSS0_PHY_1419_DATA 0x00EF00F0
#define DDRSS0_PHY_1420_DATA 0x3F0DFF11
#define DDRSS0_PHY_1421_DATA 0x01FF00F0
#define DDRSS0_PHY_1422_DATA 0x20040006

#define DDRSS1_CTL_00_DATA 0x00000B00
#define DDRSS1_CTL_01_DATA 0x00000000
#define DDRSS1_CTL_02_DATA 0x00000000
#define DDRSS1_CTL_03_DATA 0x00000000
#define DDRSS1_CTL_04_DATA 0x00000000
#define DDRSS1_CTL_05_DATA 0x00000000
#define DDRSS1_CTL_06_DATA 0x00000000
#define DDRSS1_CTL_07_DATA 0x00002AF8
#define DDRSS1_CTL_08_DATA 0x0001ADAF
#define DDRSS1_CTL_09_DATA 0x00000005
#define DDRSS1_CTL_10_DATA 0x0000006E
#define DDRSS1_CTL_11_DATA 0x000681C8
#define DDRSS1_CTL_12_DATA 0x004111C9
#define DDRSS1_CTL_13_DATA 0x00000005
#define DDRSS1_CTL_14_DATA 0x000010A9
#define DDRSS1_CTL_15_DATA 0x000681C8
#define DDRSS1_CTL_16_DATA 0x004111C9
#define DDRSS1_CTL_17_DATA 0x00000005
#define DDRSS1_CTL_18_DATA 0x000010A9
#define DDRSS1_CTL_19_DATA 0x01010000
#define DDRSS1_CTL_20_DATA 0x02011001
#define DDRSS1_CTL_21_DATA 0x02010000
#define DDRSS1_CTL_22_DATA 0x00020100
#define DDRSS1_CTL_23_DATA 0x0000000B
#define DDRSS1_CTL_24_DATA 0x0000001C
#define DDRSS1_CTL_25_DATA 0x00000000
#define DDRSS1_CTL_26_DATA 0x00000000
#define DDRSS1_CTL_27_DATA 0x03020200
#define DDRSS1_CTL_28_DATA 0x00005656
#define DDRSS1_CTL_29_DATA 0x00100000
#define DDRSS1_CTL_30_DATA 0x00000000
#define DDRSS1_CTL_31_DATA 0x00000000
#define DDRSS1_CTL_32_DATA 0x00000000
#define DDRSS1_CTL_33_DATA 0x00000000
#define DDRSS1_CTL_34_DATA 0x040C0000
#define DDRSS1_CTL_35_DATA 0x12481248
#define DDRSS1_CTL_36_DATA 0x00050804
#define DDRSS1_CTL_37_DATA 0x09040008
#define DDRSS1_CTL_38_DATA 0x15000204
#define DDRSS1_CTL_39_DATA 0x1760008B
#define DDRSS1_CTL_40_DATA 0x1500422B
#define DDRSS1_CTL_41_DATA 0x1760008B
#define DDRSS1_CTL_42_DATA 0x2000422B
#define DDRSS1_CTL_43_DATA 0x000A0A09
#define DDRSS1_CTL_44_DATA 0x0400078A
#define DDRSS1_CTL_45_DATA 0x1E161104
#define DDRSS1_CTL_46_DATA 0x10012458
#define DDRSS1_CTL_47_DATA 0x1E161110
#define DDRSS1_CTL_48_DATA 0x10012458
#define DDRSS1_CTL_49_DATA 0x02030410
#define DDRSS1_CTL_50_DATA 0x2C040500
#define DDRSS1_CTL_51_DATA 0x08292C29
#define DDRSS1_CTL_52_DATA 0x14000E0A
#define DDRSS1_CTL_53_DATA 0x04010A0A
#define DDRSS1_CTL_54_DATA 0x01010004
#define DDRSS1_CTL_55_DATA 0x04545408
#define DDRSS1_CTL_56_DATA 0x04313104
#define DDRSS1_CTL_57_DATA 0x00003131
#define DDRSS1_CTL_58_DATA 0x00010100
#define DDRSS1_CTL_59_DATA 0x03010000
#define DDRSS1_CTL_60_DATA 0x00001508
#define DDRSS1_CTL_61_DATA 0x000000CE
#define DDRSS1_CTL_62_DATA 0x0000032B
#define DDRSS1_CTL_63_DATA 0x00002073
#define DDRSS1_CTL_64_DATA 0x0000032B
#define DDRSS1_CTL_65_DATA 0x00002073
#define DDRSS1_CTL_66_DATA 0x00000005
#define DDRSS1_CTL_67_DATA 0x00050000
#define DDRSS1_CTL_68_DATA 0x00CB0012
#define DDRSS1_CTL_69_DATA 0x00CB0408
#define DDRSS1_CTL_70_DATA 0x00400408
#define DDRSS1_CTL_71_DATA 0x00120103
#define DDRSS1_CTL_72_DATA 0x00100005
#define DDRSS1_CTL_73_DATA 0x2F080010
#define DDRSS1_CTL_74_DATA 0x0505012F
#define DDRSS1_CTL_75_DATA 0x0401030A
#define DDRSS1_CTL_76_DATA 0x041E100B
#define DDRSS1_CTL_77_DATA 0x100B0401
#define DDRSS1_CTL_78_DATA 0x0001041E
#define DDRSS1_CTL_79_DATA 0x00160016
#define DDRSS1_CTL_80_DATA 0x033B033B
#define DDRSS1_CTL_81_DATA 0x033B033B
#define DDRSS1_CTL_82_DATA 0x03050505
#define DDRSS1_CTL_83_DATA 0x03010303
#define DDRSS1_CTL_84_DATA 0x200B100B
#define DDRSS1_CTL_85_DATA 0x04041004
#define DDRSS1_CTL_86_DATA 0x200B100B
#define DDRSS1_CTL_87_DATA 0x04041004
#define DDRSS1_CTL_88_DATA 0x03010000
#define DDRSS1_CTL_89_DATA 0x00010000
#define DDRSS1_CTL_90_DATA 0x00000000
#define DDRSS1_CTL_91_DATA 0x00000000
#define DDRSS1_CTL_92_DATA 0x01000000
#define DDRSS1_CTL_93_DATA 0x80104002
#define DDRSS1_CTL_94_DATA 0x00000000
#define DDRSS1_CTL_95_DATA 0x00040005
#define DDRSS1_CTL_96_DATA 0x00000000
#define DDRSS1_CTL_97_DATA 0x00050000
#define DDRSS1_CTL_98_DATA 0x00000004
#define DDRSS1_CTL_99_DATA 0x00000000
#define DDRSS1_CTL_100_DATA 0x00040005
#define DDRSS1_CTL_101_DATA 0x00000000
#define DDRSS1_CTL_102_DATA 0x00003380
#define DDRSS1_CTL_103_DATA 0x00003380
#define DDRSS1_CTL_104_DATA 0x00003380
#define DDRSS1_CTL_105_DATA 0x00003380
#define DDRSS1_CTL_106_DATA 0x00003380
#define DDRSS1_CTL_107_DATA 0x00000000
#define DDRSS1_CTL_108_DATA 0x000005A2
#define DDRSS1_CTL_109_DATA 0x00081CC0
#define DDRSS1_CTL_110_DATA 0x00081CC0
#define DDRSS1_CTL_111_DATA 0x00081CC0
#define DDRSS1_CTL_112_DATA 0x00081CC0
#define DDRSS1_CTL_113_DATA 0x00081CC0
#define DDRSS1_CTL_114_DATA 0x00000000
#define DDRSS1_CTL_115_DATA 0x0000E325
#define DDRSS1_CTL_116_DATA 0x00081CC0
#define DDRSS1_CTL_117_DATA 0x00081CC0
#define DDRSS1_CTL_118_DATA 0x00081CC0
#define DDRSS1_CTL_119_DATA 0x00081CC0
#define DDRSS1_CTL_120_DATA 0x00081CC0
#define DDRSS1_CTL_121_DATA 0x00000000
#define DDRSS1_CTL_122_DATA 0x0000E325
#define DDRSS1_CTL_123_DATA 0x00000000
#define DDRSS1_CTL_124_DATA 0x00000000
#define DDRSS1_CTL_125_DATA 0x00000000
#define DDRSS1_CTL_126_DATA 0x00000000
#define DDRSS1_CTL_127_DATA 0x00000000
#define DDRSS1_CTL_128_DATA 0x00000000
#define DDRSS1_CTL_129_DATA 0x00000000
#define DDRSS1_CTL_130_DATA 0x00000000
#define DDRSS1_CTL_131_DATA 0x0B030500
#define DDRSS1_CTL_132_DATA 0x00040B04
#define DDRSS1_CTL_133_DATA 0x0A090000
#define DDRSS1_CTL_134_DATA 0x0A090701
#define DDRSS1_CTL_135_DATA 0x0900000E
#define DDRSS1_CTL_136_DATA 0x0907010A
#define DDRSS1_CTL_137_DATA 0x00000E0A
#define DDRSS1_CTL_138_DATA 0x07010A09
#define DDRSS1_CTL_139_DATA 0x000E0A09
#define DDRSS1_CTL_140_DATA 0x07000401
#define DDRSS1_CTL_141_DATA 0x00000000
#define DDRSS1_CTL_142_DATA 0x00000000
#define DDRSS1_CTL_143_DATA 0x00000000
#define DDRSS1_CTL_144_DATA 0x00000000
#define DDRSS1_CTL_145_DATA 0x00000000
#define DDRSS1_CTL_146_DATA 0x00000000
#define DDRSS1_CTL_147_DATA 0x00000000
#define DDRSS1_CTL_148_DATA 0x08080000
#define DDRSS1_CTL_149_DATA 0x01000000
#define DDRSS1_CTL_150_DATA 0x800000C0
#define DDRSS1_CTL_151_DATA 0x800000C0
#define DDRSS1_CTL_152_DATA 0x800000C0
#define DDRSS1_CTL_153_DATA 0x00000000
#define DDRSS1_CTL_154_DATA 0x00001500
#define DDRSS1_CTL_155_DATA 0x00000000
#define DDRSS1_CTL_156_DATA 0x00000001
#define DDRSS1_CTL_157_DATA 0x00000002
#define DDRSS1_CTL_158_DATA 0x0000100E
#define DDRSS1_CTL_159_DATA 0x00000000
#define DDRSS1_CTL_160_DATA 0x00000000
#define DDRSS1_CTL_161_DATA 0x00000000
#define DDRSS1_CTL_162_DATA 0x00000000
#define DDRSS1_CTL_163_DATA 0x00000000
#define DDRSS1_CTL_164_DATA 0x000B0000
#define DDRSS1_CTL_165_DATA 0x000E0006
#define DDRSS1_CTL_166_DATA 0x000E0404
#define DDRSS1_CTL_167_DATA 0x00D601AB
#define DDRSS1_CTL_168_DATA 0x10100216
#define DDRSS1_CTL_169_DATA 0x01AB0216
#define DDRSS1_CTL_170_DATA 0x021600D6
#define DDRSS1_CTL_171_DATA 0x02161010
#define DDRSS1_CTL_172_DATA 0x00000000
#define DDRSS1_CTL_173_DATA 0x00000000
#define DDRSS1_CTL_174_DATA 0x00000000
#define DDRSS1_CTL_175_DATA 0x3FF40084
#define DDRSS1_CTL_176_DATA 0x33003FF4
#define DDRSS1_CTL_177_DATA 0x00003333
#define DDRSS1_CTL_178_DATA 0x56000000
#define DDRSS1_CTL_179_DATA 0x27270056
#define DDRSS1_CTL_180_DATA 0x0F0F0000
#define DDRSS1_CTL_181_DATA 0x16000000
#define DDRSS1_CTL_182_DATA 0x00841616
#define DDRSS1_CTL_183_DATA 0x3FF43FF4
#define DDRSS1_CTL_184_DATA 0x33333300
#define DDRSS1_CTL_185_DATA 0x00000000
#define DDRSS1_CTL_186_DATA 0x00565600
#define DDRSS1_CTL_187_DATA 0x00002727
#define DDRSS1_CTL_188_DATA 0x00000F0F
#define DDRSS1_CTL_189_DATA 0x16161600
#define DDRSS1_CTL_190_DATA 0x00000020
#define DDRSS1_CTL_191_DATA 0x00000000
#define DDRSS1_CTL_192_DATA 0x00000001
#define DDRSS1_CTL_193_DATA 0x00000000
#define DDRSS1_CTL_194_DATA 0x01000000
#define DDRSS1_CTL_195_DATA 0x00000001
#define DDRSS1_CTL_196_DATA 0x00000000
#define DDRSS1_CTL_197_DATA 0x00000000
#define DDRSS1_CTL_198_DATA 0x00000000
#define DDRSS1_CTL_199_DATA 0x00000000
#define DDRSS1_CTL_200_DATA 0x00000000
#define DDRSS1_CTL_201_DATA 0x00000000
#define DDRSS1_CTL_202_DATA 0x00000000
#define DDRSS1_CTL_203_DATA 0x00000000
#define DDRSS1_CTL_204_DATA 0x00000000
#define DDRSS1_CTL_205_DATA 0x00000000
#define DDRSS1_CTL_206_DATA 0x02000000
#define DDRSS1_CTL_207_DATA 0x01080101
#define DDRSS1_CTL_208_DATA 0x00000000
#define DDRSS1_CTL_209_DATA 0x00000000
#define DDRSS1_CTL_210_DATA 0x00000000
#define DDRSS1_CTL_211_DATA 0x00000000
#define DDRSS1_CTL_212_DATA 0x00000000
#define DDRSS1_CTL_213_DATA 0x00000000
#define DDRSS1_CTL_214_DATA 0x00000000
#define DDRSS1_CTL_215_DATA 0x00000000
#define DDRSS1_CTL_216_DATA 0x00000000
#define DDRSS1_CTL_217_DATA 0x00000000
#define DDRSS1_CTL_218_DATA 0x00000000
#define DDRSS1_CTL_219_DATA 0x00000000
#define DDRSS1_CTL_220_DATA 0x00000000
#define DDRSS1_CTL_221_DATA 0x00000000
#define DDRSS1_CTL_222_DATA 0x00001000
#define DDRSS1_CTL_223_DATA 0x006403E8
#define DDRSS1_CTL_224_DATA 0x00000000
#define DDRSS1_CTL_225_DATA 0x00000000
#define DDRSS1_CTL_226_DATA 0x00000000
#define DDRSS1_CTL_227_DATA 0x15110000
#define DDRSS1_CTL_228_DATA 0x00040C18
#define DDRSS1_CTL_229_DATA 0x00000000
#define DDRSS1_CTL_230_DATA 0x00000000
#define DDRSS1_CTL_231_DATA 0x00000000
#define DDRSS1_CTL_232_DATA 0x00000000
#define DDRSS1_CTL_233_DATA 0x00000000
#define DDRSS1_CTL_234_DATA 0x00000000
#define DDRSS1_CTL_235_DATA 0x00000000
#define DDRSS1_CTL_236_DATA 0x00000000
#define DDRSS1_CTL_237_DATA 0x00000000
#define DDRSS1_CTL_238_DATA 0x00000000
#define DDRSS1_CTL_239_DATA 0x00000000
#define DDRSS1_CTL_240_DATA 0x00000000
#define DDRSS1_CTL_241_DATA 0x00000000
#define DDRSS1_CTL_242_DATA 0x00030000
#define DDRSS1_CTL_243_DATA 0x00000000
#define DDRSS1_CTL_244_DATA 0x00000000
#define DDRSS1_CTL_245_DATA 0x00000000
#define DDRSS1_CTL_246_DATA 0x00000000
#define DDRSS1_CTL_247_DATA 0x00000000
#define DDRSS1_CTL_248_DATA 0x00000000
#define DDRSS1_CTL_249_DATA 0x00000000
#define DDRSS1_CTL_250_DATA 0x00000000
#define DDRSS1_CTL_251_DATA 0x00000000
#define DDRSS1_CTL_252_DATA 0x00000000
#define DDRSS1_CTL_253_DATA 0x00000000
#define DDRSS1_CTL_254_DATA 0x00000000
#define DDRSS1_CTL_255_DATA 0x00000000
#define DDRSS1_CTL_256_DATA 0x00000000
#define DDRSS1_CTL_257_DATA 0x01000200
#define DDRSS1_CTL_258_DATA 0x00370040
#define DDRSS1_CTL_259_DATA 0x00020008
#define DDRSS1_CTL_260_DATA 0x00400100
#define DDRSS1_CTL_261_DATA 0x00400855
#define DDRSS1_CTL_262_DATA 0x01000200
#define DDRSS1_CTL_263_DATA 0x08550040
#define DDRSS1_CTL_264_DATA 0x00000040
#define DDRSS1_CTL_265_DATA 0x006B0003
#define DDRSS1_CTL_266_DATA 0x0100006B
#define DDRSS1_CTL_267_DATA 0x00000000
#define DDRSS1_CTL_268_DATA 0x00000000
#define DDRSS1_CTL_269_DATA 0x00000202
#define DDRSS1_CTL_270_DATA 0x00001FFF
#define DDRSS1_CTL_271_DATA 0x3FFF2000
#define DDRSS1_CTL_272_DATA 0x03FF0000
#define DDRSS1_CTL_273_DATA 0x000103FF
#define DDRSS1_CTL_274_DATA 0x0FFF0B00
#define DDRSS1_CTL_275_DATA 0x01010001
#define DDRSS1_CTL_276_DATA 0x01010101
#define DDRSS1_CTL_277_DATA 0x01180101
#define DDRSS1_CTL_278_DATA 0x00030000
#define DDRSS1_CTL_279_DATA 0x00000000
#define DDRSS1_CTL_280_DATA 0x00000000
#define DDRSS1_CTL_281_DATA 0x00000000
#define DDRSS1_CTL_282_DATA 0x00000000
#define DDRSS1_CTL_283_DATA 0x00000000
#define DDRSS1_CTL_284_DATA 0x00000000
#define DDRSS1_CTL_285_DATA 0x00000000
#define DDRSS1_CTL_286_DATA 0x00040101
#define DDRSS1_CTL_287_DATA 0x04010100
#define DDRSS1_CTL_288_DATA 0x00000000
#define DDRSS1_CTL_289_DATA 0x00000000
#define DDRSS1_CTL_290_DATA 0x03030300
#define DDRSS1_CTL_291_DATA 0x00000001
#define DDRSS1_CTL_292_DATA 0x00000000
#define DDRSS1_CTL_293_DATA 0x00000000
#define DDRSS1_CTL_294_DATA 0x00000000
#define DDRSS1_CTL_295_DATA 0x00000000
#define DDRSS1_CTL_296_DATA 0x00000000
#define DDRSS1_CTL_297_DATA 0x00000000
#define DDRSS1_CTL_298_DATA 0x00000000
#define DDRSS1_CTL_299_DATA 0x00000000
#define DDRSS1_CTL_300_DATA 0x00000000
#define DDRSS1_CTL_301_DATA 0x00000000
#define DDRSS1_CTL_302_DATA 0x00000000
#define DDRSS1_CTL_303_DATA 0x00000000
#define DDRSS1_CTL_304_DATA 0x00000000
#define DDRSS1_CTL_305_DATA 0x00000000
#define DDRSS1_CTL_306_DATA 0x00000000
#define DDRSS1_CTL_307_DATA 0x00000000
#define DDRSS1_CTL_308_DATA 0x00000000
#define DDRSS1_CTL_309_DATA 0x00000000
#define DDRSS1_CTL_310_DATA 0x00000000
#define DDRSS1_CTL_311_DATA 0x00000000
#define DDRSS1_CTL_312_DATA 0x00000000
#define DDRSS1_CTL_313_DATA 0x01000000
#define DDRSS1_CTL_314_DATA 0x00020201
#define DDRSS1_CTL_315_DATA 0x01000101
#define DDRSS1_CTL_316_DATA 0x01010001
#define DDRSS1_CTL_317_DATA 0x00010101
#define DDRSS1_CTL_318_DATA 0x050A0A03
#define DDRSS1_CTL_319_DATA 0x10081F1F
#define DDRSS1_CTL_320_DATA 0x00090310
#define DDRSS1_CTL_321_DATA 0x0B0C030F
#define DDRSS1_CTL_322_DATA 0x0B0C0306
#define DDRSS1_CTL_323_DATA 0x0C090006
#define DDRSS1_CTL_324_DATA 0x0100000C
#define DDRSS1_CTL_325_DATA 0x08040801
#define DDRSS1_CTL_326_DATA 0x00000004
#define DDRSS1_CTL_327_DATA 0x00000000
#define DDRSS1_CTL_328_DATA 0x00010000
#define DDRSS1_CTL_329_DATA 0x00280D00
#define DDRSS1_CTL_330_DATA 0x00000001
#define DDRSS1_CTL_331_DATA 0x00030001
#define DDRSS1_CTL_332_DATA 0x00000000
#define DDRSS1_CTL_333_DATA 0x00000000
#define DDRSS1_CTL_334_DATA 0x00000000
#define DDRSS1_CTL_335_DATA 0x00000000
#define DDRSS1_CTL_336_DATA 0x00000000
#define DDRSS1_CTL_337_DATA 0x00000000
#define DDRSS1_CTL_338_DATA 0x00000000
#define DDRSS1_CTL_339_DATA 0x00000000
#define DDRSS1_CTL_340_DATA 0x01000000
#define DDRSS1_CTL_341_DATA 0x00000001
#define DDRSS1_CTL_342_DATA 0x00010100
#define DDRSS1_CTL_343_DATA 0x03030000
#define DDRSS1_CTL_344_DATA 0x00000000
#define DDRSS1_CTL_345_DATA 0x00000000
#define DDRSS1_CTL_346_DATA 0x00000000
#define DDRSS1_CTL_347_DATA 0x00000000
#define DDRSS1_CTL_348_DATA 0x00000000
#define DDRSS1_CTL_349_DATA 0x00000000
#define DDRSS1_CTL_350_DATA 0x00000000
#define DDRSS1_CTL_351_DATA 0x00000000
#define DDRSS1_CTL_352_DATA 0x00000000
#define DDRSS1_CTL_353_DATA 0x00000000
#define DDRSS1_CTL_354_DATA 0x00000000
#define DDRSS1_CTL_355_DATA 0x00000000
#define DDRSS1_CTL_356_DATA 0x00000000
#define DDRSS1_CTL_357_DATA 0x00000000
#define DDRSS1_CTL_358_DATA 0x00000000
#define DDRSS1_CTL_359_DATA 0x00000000
#define DDRSS1_CTL_360_DATA 0x000556AA
#define DDRSS1_CTL_361_DATA 0x000AAAAA
#define DDRSS1_CTL_362_DATA 0x000AA955
#define DDRSS1_CTL_363_DATA 0x00055555
#define DDRSS1_CTL_364_DATA 0x000B3133
#define DDRSS1_CTL_365_DATA 0x0004CD33
#define DDRSS1_CTL_366_DATA 0x0004CECC
#define DDRSS1_CTL_367_DATA 0x000B32CC
#define DDRSS1_CTL_368_DATA 0x00010300
#define DDRSS1_CTL_369_DATA 0x03000100
#define DDRSS1_CTL_370_DATA 0x00000000
#define DDRSS1_CTL_371_DATA 0x00000000
#define DDRSS1_CTL_372_DATA 0x00000000
#define DDRSS1_CTL_373_DATA 0x00000000
#define DDRSS1_CTL_374_DATA 0x00000000
#define DDRSS1_CTL_375_DATA 0x00000000
#define DDRSS1_CTL_376_DATA 0x00000000
#define DDRSS1_CTL_377_DATA 0x00010000
#define DDRSS1_CTL_378_DATA 0x00000404
#define DDRSS1_CTL_379_DATA 0x00000000
#define DDRSS1_CTL_380_DATA 0x00000000
#define DDRSS1_CTL_381_DATA 0x00000000
#define DDRSS1_CTL_382_DATA 0x00000000
#define DDRSS1_CTL_383_DATA 0x00000000
#define DDRSS1_CTL_384_DATA 0x00000000
#define DDRSS1_CTL_385_DATA 0x00000000
#define DDRSS1_CTL_386_DATA 0x00000000
#define DDRSS1_CTL_387_DATA 0x3A3A1B00
#define DDRSS1_CTL_388_DATA 0x000A0000
#define DDRSS1_CTL_389_DATA 0x0000019C
#define DDRSS1_CTL_390_DATA 0x00000200
#define DDRSS1_CTL_391_DATA 0x00000200
#define DDRSS1_CTL_392_DATA 0x00000200
#define DDRSS1_CTL_393_DATA 0x00000200
#define DDRSS1_CTL_394_DATA 0x000004D4
#define DDRSS1_CTL_395_DATA 0x00001018
#define DDRSS1_CTL_396_DATA 0x00000204
#define DDRSS1_CTL_397_DATA 0x000040E6
#define DDRSS1_CTL_398_DATA 0x00000200
#define DDRSS1_CTL_399_DATA 0x00000200
#define DDRSS1_CTL_400_DATA 0x00000200
#define DDRSS1_CTL_401_DATA 0x00000200
#define DDRSS1_CTL_402_DATA 0x0000C2B2
#define DDRSS1_CTL_403_DATA 0x000288FC
#define DDRSS1_CTL_404_DATA 0x00000E15
#define DDRSS1_CTL_405_DATA 0x000040E6
#define DDRSS1_CTL_406_DATA 0x00000200
#define DDRSS1_CTL_407_DATA 0x00000200
#define DDRSS1_CTL_408_DATA 0x00000200
#define DDRSS1_CTL_409_DATA 0x00000200
#define DDRSS1_CTL_410_DATA 0x0000C2B2
#define DDRSS1_CTL_411_DATA 0x000288FC
#define DDRSS1_CTL_412_DATA 0x02020E15
#define DDRSS1_CTL_413_DATA 0x03030202
#define DDRSS1_CTL_414_DATA 0x00000022
#define DDRSS1_CTL_415_DATA 0x00000000
#define DDRSS1_CTL_416_DATA 0x00000000
#define DDRSS1_CTL_417_DATA 0x00001403
#define DDRSS1_CTL_418_DATA 0x000007D0
#define DDRSS1_CTL_419_DATA 0x00000000
#define DDRSS1_CTL_420_DATA 0x00000000
#define DDRSS1_CTL_421_DATA 0x00030000
#define DDRSS1_CTL_422_DATA 0x0007001F
#define DDRSS1_CTL_423_DATA 0x001B0033
#define DDRSS1_CTL_424_DATA 0x001B0033
#define DDRSS1_CTL_425_DATA 0x00000000
#define DDRSS1_CTL_426_DATA 0x00000000
#define DDRSS1_CTL_427_DATA 0x02000000
#define DDRSS1_CTL_428_DATA 0x01000404
#define DDRSS1_CTL_429_DATA 0x0B1E0B1E
#define DDRSS1_CTL_430_DATA 0x00000105
#define DDRSS1_CTL_431_DATA 0x00010101
#define DDRSS1_CTL_432_DATA 0x00010101
#define DDRSS1_CTL_433_DATA 0x00010001
#define DDRSS1_CTL_434_DATA 0x00000101
#define DDRSS1_CTL_435_DATA 0x02000201
#define DDRSS1_CTL_436_DATA 0x02010000
#define DDRSS1_CTL_437_DATA 0x00000200
#define DDRSS1_CTL_438_DATA 0x28060000
#define DDRSS1_CTL_439_DATA 0x00000128
#define DDRSS1_CTL_440_DATA 0xFFFFFFFF
#define DDRSS1_CTL_441_DATA 0xFFFFFFFF
#define DDRSS1_CTL_442_DATA 0x00000000
#define DDRSS1_CTL_443_DATA 0x00000000
#define DDRSS1_CTL_444_DATA 0x00000000
#define DDRSS1_CTL_445_DATA 0x00000000
#define DDRSS1_CTL_446_DATA 0x00000000
#define DDRSS1_CTL_447_DATA 0x00000000
#define DDRSS1_CTL_448_DATA 0x00000000
#define DDRSS1_CTL_449_DATA 0x00000000
#define DDRSS1_CTL_450_DATA 0x00000000
#define DDRSS1_CTL_451_DATA 0x00000000
#define DDRSS1_CTL_452_DATA 0x00000000
#define DDRSS1_CTL_453_DATA 0x00000000
#define DDRSS1_CTL_454_DATA 0x00000000
#define DDRSS1_CTL_455_DATA 0x00000000
#define DDRSS1_CTL_456_DATA 0x00000000
#define DDRSS1_CTL_457_DATA 0x00000000
#define DDRSS1_CTL_458_DATA 0x00000000

#define DDRSS1_PI_00_DATA 0x00000B00
#define DDRSS1_PI_01_DATA 0x00000000
#define DDRSS1_PI_02_DATA 0x00000000
#define DDRSS1_PI_03_DATA 0x00000000
#define DDRSS1_PI_04_DATA 0x00000000
#define DDRSS1_PI_05_DATA 0x00000101
#define DDRSS1_PI_06_DATA 0x00640000
#define DDRSS1_PI_07_DATA 0x00000001
#define DDRSS1_PI_08_DATA 0x00000000
#define DDRSS1_PI_09_DATA 0x00000000
#define DDRSS1_PI_10_DATA 0x00000000
#define DDRSS1_PI_11_DATA 0x00000000
#define DDRSS1_PI_12_DATA 0x00000007
#define DDRSS1_PI_13_DATA 0x00010002
#define DDRSS1_PI_14_DATA 0x0800000F
#define DDRSS1_PI_15_DATA 0x00000103
#define DDRSS1_PI_16_DATA 0x00000005
#define DDRSS1_PI_17_DATA 0x00000000
#define DDRSS1_PI_18_DATA 0x00000000
#define DDRSS1_PI_19_DATA 0x00000000
#define DDRSS1_PI_20_DATA 0x00000000
#define DDRSS1_PI_21_DATA 0x00000000
#define DDRSS1_PI_22_DATA 0x00000000
#define DDRSS1_PI_23_DATA 0x00000000
#define DDRSS1_PI_24_DATA 0x00000000
#define DDRSS1_PI_25_DATA 0x00000000
#define DDRSS1_PI_26_DATA 0x00010100
#define DDRSS1_PI_27_DATA 0x00280A00
#define DDRSS1_PI_28_DATA 0x00000000
#define DDRSS1_PI_29_DATA 0x0F000000
#define DDRSS1_PI_30_DATA 0x00003200
#define DDRSS1_PI_31_DATA 0x00000000
#define DDRSS1_PI_32_DATA 0x00000000
#define DDRSS1_PI_33_DATA 0x01010102
#define DDRSS1_PI_34_DATA 0x00000000
#define DDRSS1_PI_35_DATA 0x000000AA
#define DDRSS1_PI_36_DATA 0x00000055
#define DDRSS1_PI_37_DATA 0x000000B5
#define DDRSS1_PI_38_DATA 0x0000004A
#define DDRSS1_PI_39_DATA 0x00000056
#define DDRSS1_PI_40_DATA 0x000000A9
#define DDRSS1_PI_41_DATA 0x000000A9
#define DDRSS1_PI_42_DATA 0x000000B5
#define DDRSS1_PI_43_DATA 0x00000000
#define DDRSS1_PI_44_DATA 0x00000000
#define DDRSS1_PI_45_DATA 0x000F0F00
#define DDRSS1_PI_46_DATA 0x0000001B
#define DDRSS1_PI_47_DATA 0x000007D0
#define DDRSS1_PI_48_DATA 0x00000300
#define DDRSS1_PI_49_DATA 0x00000000
#define DDRSS1_PI_50_DATA 0x00000000
#define DDRSS1_PI_51_DATA 0x01000000
#define DDRSS1_PI_52_DATA 0x00010101
#define DDRSS1_PI_53_DATA 0x00000000
#define DDRSS1_PI_54_DATA 0x00030000
#define DDRSS1_PI_55_DATA 0x0F000000
#define DDRSS1_PI_56_DATA 0x00000017
#define DDRSS1_PI_57_DATA 0x00000000
#define DDRSS1_PI_58_DATA 0x00000000
#define DDRSS1_PI_59_DATA 0x00000000
#define DDRSS1_PI_60_DATA 0x0A0A140A
#define DDRSS1_PI_61_DATA 0x10020101
#define DDRSS1_PI_62_DATA 0x00020805
#define DDRSS1_PI_63_DATA 0x01000404
#define DDRSS1_PI_64_DATA 0x00000000
#define DDRSS1_PI_65_DATA 0x00000000
#define DDRSS1_PI_66_DATA 0x00000100
#define DDRSS1_PI_67_DATA 0x0001010F
#define DDRSS1_PI_68_DATA 0x00340000
#define DDRSS1_PI_69_DATA 0x00000000
#define DDRSS1_PI_70_DATA 0x00000000
#define DDRSS1_PI_71_DATA 0x0000FFFF
#define DDRSS1_PI_72_DATA 0x00000000
#define DDRSS1_PI_73_DATA 0x00080000
#define DDRSS1_PI_74_DATA 0x02000200
#define DDRSS1_PI_75_DATA 0x01000100
#define DDRSS1_PI_76_DATA 0x01000000
#define DDRSS1_PI_77_DATA 0x02000200
#define DDRSS1_PI_78_DATA 0x00000200
#define DDRSS1_PI_79_DATA 0x00000000
#define DDRSS1_PI_80_DATA 0x00000000
#define DDRSS1_PI_81_DATA 0x00000000
#define DDRSS1_PI_82_DATA 0x00000000
#define DDRSS1_PI_83_DATA 0x00000000
#define DDRSS1_PI_84_DATA 0x00000000
#define DDRSS1_PI_85_DATA 0x00000000
#define DDRSS1_PI_86_DATA 0x00000000
#define DDRSS1_PI_87_DATA 0x00000000
#define DDRSS1_PI_88_DATA 0x00000000
#define DDRSS1_PI_89_DATA 0x00000000
#define DDRSS1_PI_90_DATA 0x00000000
#define DDRSS1_PI_91_DATA 0x00000400
#define DDRSS1_PI_92_DATA 0x02010000
#define DDRSS1_PI_93_DATA 0x00080003
#define DDRSS1_PI_94_DATA 0x00080000
#define DDRSS1_PI_95_DATA 0x00000001
#define DDRSS1_PI_96_DATA 0x00000000
#define DDRSS1_PI_97_DATA 0x0000AA00
#define DDRSS1_PI_98_DATA 0x00000000
#define DDRSS1_PI_99_DATA 0x00000000
#define DDRSS1_PI_100_DATA 0x00010000
#define DDRSS1_PI_101_DATA 0x00000000
#define DDRSS1_PI_102_DATA 0x00000000
#define DDRSS1_PI_103_DATA 0x00000000
#define DDRSS1_PI_104_DATA 0x00000000
#define DDRSS1_PI_105_DATA 0x00000000
#define DDRSS1_PI_106_DATA 0x00000000
#define DDRSS1_PI_107_DATA 0x00000000
#define DDRSS1_PI_108_DATA 0x00000000
#define DDRSS1_PI_109_DATA 0x00000000
#define DDRSS1_PI_110_DATA 0x00000000
#define DDRSS1_PI_111_DATA 0x00000000
#define DDRSS1_PI_112_DATA 0x00000000
#define DDRSS1_PI_113_DATA 0x00000000
#define DDRSS1_PI_114_DATA 0x00000000
#define DDRSS1_PI_115_DATA 0x00000000
#define DDRSS1_PI_116_DATA 0x00000000
#define DDRSS1_PI_117_DATA 0x00000000
#define DDRSS1_PI_118_DATA 0x00000000
#define DDRSS1_PI_119_DATA 0x00000000
#define DDRSS1_PI_120_DATA 0x00000000
#define DDRSS1_PI_121_DATA 0x00000000
#define DDRSS1_PI_122_DATA 0x00000000
#define DDRSS1_PI_123_DATA 0x00000000
#define DDRSS1_PI_124_DATA 0x00000000
#define DDRSS1_PI_125_DATA 0x00000008
#define DDRSS1_PI_126_DATA 0x00000000
#define DDRSS1_PI_127_DATA 0x00000000
#define DDRSS1_PI_128_DATA 0x00000000
#define DDRSS1_PI_129_DATA 0x00000000
#define DDRSS1_PI_130_DATA 0x00000000
#define DDRSS1_PI_131_DATA 0x00000000
#define DDRSS1_PI_132_DATA 0x00000000
#define DDRSS1_PI_133_DATA 0x00000000
#define DDRSS1_PI_134_DATA 0x00000002
#define DDRSS1_PI_135_DATA 0x00000000
#define DDRSS1_PI_136_DATA 0x00000000
#define DDRSS1_PI_137_DATA 0x0000000A
#define DDRSS1_PI_138_DATA 0x00000019
#define DDRSS1_PI_139_DATA 0x00000100
#define DDRSS1_PI_140_DATA 0x00000000
#define DDRSS1_PI_141_DATA 0x00000000
#define DDRSS1_PI_142_DATA 0x00000000
#define DDRSS1_PI_143_DATA 0x00000000
#define DDRSS1_PI_144_DATA 0x01000000
#define DDRSS1_PI_145_DATA 0x00010003
#define DDRSS1_PI_146_DATA 0x02000101
#define DDRSS1_PI_147_DATA 0x01030001
#define DDRSS1_PI_148_DATA 0x00010400
#define DDRSS1_PI_149_DATA 0x06000105
#define DDRSS1_PI_150_DATA 0x01070001
#define DDRSS1_PI_151_DATA 0x00000000
#define DDRSS1_PI_152_DATA 0x00000000
#define DDRSS1_PI_153_DATA 0x00000000
#define DDRSS1_PI_154_DATA 0x00010001
#define DDRSS1_PI_155_DATA 0x00000000
#define DDRSS1_PI_156_DATA 0x00000000
#define DDRSS1_PI_157_DATA 0x00000000
#define DDRSS1_PI_158_DATA 0x00000000
#define DDRSS1_PI_159_DATA 0x00000401
#define DDRSS1_PI_160_DATA 0x00000000
#define DDRSS1_PI_161_DATA 0x00010000
#define DDRSS1_PI_162_DATA 0x00000000
#define DDRSS1_PI_163_DATA 0x2B2B0200
#define DDRSS1_PI_164_DATA 0x00000034
#define DDRSS1_PI_165_DATA 0x00000064
#define DDRSS1_PI_166_DATA 0x00020064
#define DDRSS1_PI_167_DATA 0x02000200
#define DDRSS1_PI_168_DATA 0x48120C04
#define DDRSS1_PI_169_DATA 0x00154812
#define DDRSS1_PI_170_DATA 0x000000CE
#define DDRSS1_PI_171_DATA 0x0000032B
#define DDRSS1_PI_172_DATA 0x00002073
#define DDRSS1_PI_173_DATA 0x0000032B
#define DDRSS1_PI_174_DATA 0x04002073
#define DDRSS1_PI_175_DATA 0x01010404
#define DDRSS1_PI_176_DATA 0x00001501
#define DDRSS1_PI_177_DATA 0x00150015
#define DDRSS1_PI_178_DATA 0x01000100
#define DDRSS1_PI_179_DATA 0x00000100
#define DDRSS1_PI_180_DATA 0x00000000
#define DDRSS1_PI_181_DATA 0x01010101
#define DDRSS1_PI_182_DATA 0x00000101
#define DDRSS1_PI_183_DATA 0x00000000
#define DDRSS1_PI_184_DATA 0x00000000
#define DDRSS1_PI_185_DATA 0x15040000
#define DDRSS1_PI_186_DATA 0x0E0E0215
#define DDRSS1_PI_187_DATA 0x00040402
#define DDRSS1_PI_188_DATA 0x000D0035
#define DDRSS1_PI_189_DATA 0x00218049
#define DDRSS1_PI_190_DATA 0x00218049
#define DDRSS1_PI_191_DATA 0x01010101
#define DDRSS1_PI_192_DATA 0x0004000E
#define DDRSS1_PI_193_DATA 0x00040216
#define DDRSS1_PI_194_DATA 0x01000216
#define DDRSS1_PI_195_DATA 0x000F000F
#define DDRSS1_PI_196_DATA 0x02170100
#define DDRSS1_PI_197_DATA 0x01000217
#define DDRSS1_PI_198_DATA 0x02170217
#define DDRSS1_PI_199_DATA 0x32103200
#define DDRSS1_PI_200_DATA 0x01013210
#define DDRSS1_PI_201_DATA 0x0A070601
#define DDRSS1_PI_202_DATA 0x1F130A0D
#define DDRSS1_PI_203_DATA 0x1F130A14
#define DDRSS1_PI_204_DATA 0x0000C014
#define DDRSS1_PI_205_DATA 0x00C01000
#define DDRSS1_PI_206_DATA 0x00C01000
#define DDRSS1_PI_207_DATA 0x00021000
#define DDRSS1_PI_208_DATA 0x0024000E
#define DDRSS1_PI_209_DATA 0x00240216
#define DDRSS1_PI_210_DATA 0x00110216
#define DDRSS1_PI_211_DATA 0x32000056
#define DDRSS1_PI_212_DATA 0x00000301
#define DDRSS1_PI_213_DATA 0x005B0036
#define DDRSS1_PI_214_DATA 0x03013212
#define DDRSS1_PI_215_DATA 0x00003600
#define DDRSS1_PI_216_DATA 0x3212005B
#define DDRSS1_PI_217_DATA 0x09000301
#define DDRSS1_PI_218_DATA 0x04010504
#define DDRSS1_PI_219_DATA 0x040006C9
#define DDRSS1_PI_220_DATA 0x0A032001
#define DDRSS1_PI_221_DATA 0x2C31110A
#define DDRSS1_PI_222_DATA 0x00002918
#define DDRSS1_PI_223_DATA 0x6001071C
#define DDRSS1_PI_224_DATA 0x1E202008
#define DDRSS1_PI_225_DATA 0x2C311116
#define DDRSS1_PI_226_DATA 0x00002918
#define DDRSS1_PI_227_DATA 0x6001071C
#define DDRSS1_PI_228_DATA 0x1E202008
#define DDRSS1_PI_229_DATA 0x00019C16
#define DDRSS1_PI_230_DATA 0x00001018
#define DDRSS1_PI_231_DATA 0x000040E6
#define DDRSS1_PI_232_DATA 0x000288FC
#define DDRSS1_PI_233_DATA 0x000040E6
#define DDRSS1_PI_234_DATA 0x000288FC
#define DDRSS1_PI_235_DATA 0x033B0016
#define DDRSS1_PI_236_DATA 0x0303033B
#define DDRSS1_PI_237_DATA 0x002AF803
#define DDRSS1_PI_238_DATA 0x0001ADAF
#define DDRSS1_PI_239_DATA 0x00000005
#define DDRSS1_PI_240_DATA 0x0000006E
#define DDRSS1_PI_241_DATA 0x00000016
#define DDRSS1_PI_242_DATA 0x000681C8
#define DDRSS1_PI_243_DATA 0x0001ADAF
#define DDRSS1_PI_244_DATA 0x00000005
#define DDRSS1_PI_245_DATA 0x000010A9
#define DDRSS1_PI_246_DATA 0x0000033B
#define DDRSS1_PI_247_DATA 0x000681C8
#define DDRSS1_PI_248_DATA 0x0001ADAF
#define DDRSS1_PI_249_DATA 0x00000005
#define DDRSS1_PI_250_DATA 0x000010A9
#define DDRSS1_PI_251_DATA 0x0100033B
#define DDRSS1_PI_252_DATA 0x00370040
#define DDRSS1_PI_253_DATA 0x00010008
#define DDRSS1_PI_254_DATA 0x08550040
#define DDRSS1_PI_255_DATA 0x00010040
#define DDRSS1_PI_256_DATA 0x08550040
#define DDRSS1_PI_257_DATA 0x00000340
#define DDRSS1_PI_258_DATA 0x006B006B
#define DDRSS1_PI_259_DATA 0x08040404
#define DDRSS1_PI_260_DATA 0x00000055
#define DDRSS1_PI_261_DATA 0x55083C5A
#define DDRSS1_PI_262_DATA 0x5A000000
#define DDRSS1_PI_263_DATA 0x0055083C
#define DDRSS1_PI_264_DATA 0x3C5A0000
#define DDRSS1_PI_265_DATA 0x00005508
#define DDRSS1_PI_266_DATA 0x0C3C5A00
#define DDRSS1_PI_267_DATA 0x080F0E0D
#define DDRSS1_PI_268_DATA 0x000B0A09
#define DDRSS1_PI_269_DATA 0x00030201
#define DDRSS1_PI_270_DATA 0x01000000
#define DDRSS1_PI_271_DATA 0x04020201
#define DDRSS1_PI_272_DATA 0x00080804
#define DDRSS1_PI_273_DATA 0x00000000
#define DDRSS1_PI_274_DATA 0x00000000
#define DDRSS1_PI_275_DATA 0x00330084
#define DDRSS1_PI_276_DATA 0x00160000
#define DDRSS1_PI_277_DATA 0x56333FF4
#define DDRSS1_PI_278_DATA 0x00160F27
#define DDRSS1_PI_279_DATA 0x56333FF4
#define DDRSS1_PI_280_DATA 0x00160F27
#define DDRSS1_PI_281_DATA 0x00330084
#define DDRSS1_PI_282_DATA 0x00160000
#define DDRSS1_PI_283_DATA 0x56333FF4
#define DDRSS1_PI_284_DATA 0x00160F27
#define DDRSS1_PI_285_DATA 0x56333FF4
#define DDRSS1_PI_286_DATA 0x00160F27
#define DDRSS1_PI_287_DATA 0x00330084
#define DDRSS1_PI_288_DATA 0x00160000
#define DDRSS1_PI_289_DATA 0x56333FF4
#define DDRSS1_PI_290_DATA 0x00160F27
#define DDRSS1_PI_291_DATA 0x56333FF4
#define DDRSS1_PI_292_DATA 0x00160F27
#define DDRSS1_PI_293_DATA 0x00330084
#define DDRSS1_PI_294_DATA 0x00160000
#define DDRSS1_PI_295_DATA 0x56333FF4
#define DDRSS1_PI_296_DATA 0x00160F27
#define DDRSS1_PI_297_DATA 0x56333FF4
#define DDRSS1_PI_298_DATA 0x00160F27
#define DDRSS1_PI_299_DATA 0x00000000

#define DDRSS1_PHY_00_DATA 0x000004F0
#define DDRSS1_PHY_01_DATA 0x00000000
#define DDRSS1_PHY_02_DATA 0x00030200
#define DDRSS1_PHY_03_DATA 0x00000000
#define DDRSS1_PHY_04_DATA 0x00000000
#define DDRSS1_PHY_05_DATA 0x01030000
#define DDRSS1_PHY_06_DATA 0x00010000
#define DDRSS1_PHY_07_DATA 0x01030004
#define DDRSS1_PHY_08_DATA 0x01000000
#define DDRSS1_PHY_09_DATA 0x00000000
#define DDRSS1_PHY_10_DATA 0x00000000
#define DDRSS1_PHY_11_DATA 0x01000001
#define DDRSS1_PHY_12_DATA 0x00000100
#define DDRSS1_PHY_13_DATA 0x000800C0
#define DDRSS1_PHY_14_DATA 0x060100CC
#define DDRSS1_PHY_15_DATA 0x00030066
#define DDRSS1_PHY_16_DATA 0x00000000
#define DDRSS1_PHY_17_DATA 0x00000301
#define DDRSS1_PHY_18_DATA 0x0000AAAA
#define DDRSS1_PHY_19_DATA 0x00005555
#define DDRSS1_PHY_20_DATA 0x0000B5B5
#define DDRSS1_PHY_21_DATA 0x00004A4A
#define DDRSS1_PHY_22_DATA 0x00005656
#define DDRSS1_PHY_23_DATA 0x0000A9A9
#define DDRSS1_PHY_24_DATA 0x0000A9A9
#define DDRSS1_PHY_25_DATA 0x0000B5B5
#define DDRSS1_PHY_26_DATA 0x00000000
#define DDRSS1_PHY_27_DATA 0x00000000
#define DDRSS1_PHY_28_DATA 0x2A000000
#define DDRSS1_PHY_29_DATA 0x00000808
#define DDRSS1_PHY_30_DATA 0x0F000000
#define DDRSS1_PHY_31_DATA 0x00000F0F
#define DDRSS1_PHY_32_DATA 0x10200000
#define DDRSS1_PHY_33_DATA 0x0C002006
#define DDRSS1_PHY_34_DATA 0x00000000
#define DDRSS1_PHY_35_DATA 0x00000000
#define DDRSS1_PHY_36_DATA 0x55555555
#define DDRSS1_PHY_37_DATA 0xAAAAAAAA
#define DDRSS1_PHY_38_DATA 0x55555555
#define DDRSS1_PHY_39_DATA 0xAAAAAAAA
#define DDRSS1_PHY_40_DATA 0x00005555
#define DDRSS1_PHY_41_DATA 0x01000100
#define DDRSS1_PHY_42_DATA 0x00800180
#define DDRSS1_PHY_43_DATA 0x00000001
#define DDRSS1_PHY_44_DATA 0x00000000
#define DDRSS1_PHY_45_DATA 0x00000000
#define DDRSS1_PHY_46_DATA 0x00000000
#define DDRSS1_PHY_47_DATA 0x00000000
#define DDRSS1_PHY_48_DATA 0x00000000
#define DDRSS1_PHY_49_DATA 0x00000000
#define DDRSS1_PHY_50_DATA 0x00000000
#define DDRSS1_PHY_51_DATA 0x00000000
#define DDRSS1_PHY_52_DATA 0x00000000
#define DDRSS1_PHY_53_DATA 0x00000000
#define DDRSS1_PHY_54_DATA 0x00000000
#define DDRSS1_PHY_55_DATA 0x00000000
#define DDRSS1_PHY_56_DATA 0x00000000
#define DDRSS1_PHY_57_DATA 0x00000000
#define DDRSS1_PHY_58_DATA 0x00000000
#define DDRSS1_PHY_59_DATA 0x00000000
#define DDRSS1_PHY_60_DATA 0x00000000
#define DDRSS1_PHY_61_DATA 0x00000000
#define DDRSS1_PHY_62_DATA 0x00000000
#define DDRSS1_PHY_63_DATA 0x00000000
#define DDRSS1_PHY_64_DATA 0x00000000
#define DDRSS1_PHY_65_DATA 0x00000000
#define DDRSS1_PHY_66_DATA 0x00000104
#define DDRSS1_PHY_67_DATA 0x00000120
#define DDRSS1_PHY_68_DATA 0x00000000
#define DDRSS1_PHY_69_DATA 0x00000000
#define DDRSS1_PHY_70_DATA 0x00000000
#define DDRSS1_PHY_71_DATA 0x00000000
#define DDRSS1_PHY_72_DATA 0x00000000
#define DDRSS1_PHY_73_DATA 0x00000000
#define DDRSS1_PHY_74_DATA 0x00000000
#define DDRSS1_PHY_75_DATA 0x00000001
#define DDRSS1_PHY_76_DATA 0x07FF0000
#define DDRSS1_PHY_77_DATA 0x0080081F
#define DDRSS1_PHY_78_DATA 0x00081020
#define DDRSS1_PHY_79_DATA 0x04010000
#define DDRSS1_PHY_80_DATA 0x00000000
#define DDRSS1_PHY_81_DATA 0x00000000
#define DDRSS1_PHY_82_DATA 0x00000000
#define DDRSS1_PHY_83_DATA 0x00000100
#define DDRSS1_PHY_84_DATA 0x01CC0C01
#define DDRSS1_PHY_85_DATA 0x1003CC0C
#define DDRSS1_PHY_86_DATA 0x20000140
#define DDRSS1_PHY_87_DATA 0x07FF0200
#define DDRSS1_PHY_88_DATA 0x0000DD01
#define DDRSS1_PHY_89_DATA 0x10100303
#define DDRSS1_PHY_90_DATA 0x10101010
#define DDRSS1_PHY_91_DATA 0x10101010
#define DDRSS1_PHY_92_DATA 0x00021010
#define DDRSS1_PHY_93_DATA 0x00100010
#define DDRSS1_PHY_94_DATA 0x00100010
#define DDRSS1_PHY_95_DATA 0x00100010
#define DDRSS1_PHY_96_DATA 0x00100010
#define DDRSS1_PHY_97_DATA 0x00050010
#define DDRSS1_PHY_98_DATA 0x51517041
#define DDRSS1_PHY_99_DATA 0x31C06001
#define DDRSS1_PHY_100_DATA 0x07AB0340
#define DDRSS1_PHY_101_DATA 0x00C0C001
#define DDRSS1_PHY_102_DATA 0x0E0D0001
#define DDRSS1_PHY_103_DATA 0x10001000
#define DDRSS1_PHY_104_DATA 0x0C083E42
#define DDRSS1_PHY_105_DATA 0x0F0C3701
#define DDRSS1_PHY_106_DATA 0x01000140
#define DDRSS1_PHY_107_DATA 0x0C000420
#define DDRSS1_PHY_108_DATA 0x00000198
#define DDRSS1_PHY_109_DATA 0x0A0000D0
#define DDRSS1_PHY_110_DATA 0x00030200
#define DDRSS1_PHY_111_DATA 0x02800000
#define DDRSS1_PHY_112_DATA 0x80800000
#define DDRSS1_PHY_113_DATA 0x000E2010
#define DDRSS1_PHY_114_DATA 0x76543210
#define DDRSS1_PHY_115_DATA 0x00000008
#define DDRSS1_PHY_116_DATA 0x02800280
#define DDRSS1_PHY_117_DATA 0x02800280
#define DDRSS1_PHY_118_DATA 0x02800280
#define DDRSS1_PHY_119_DATA 0x02800280
#define DDRSS1_PHY_120_DATA 0x00000280
#define DDRSS1_PHY_121_DATA 0x0000A000
#define DDRSS1_PHY_122_DATA 0x00A000A0
#define DDRSS1_PHY_123_DATA 0x00A000A0
#define DDRSS1_PHY_124_DATA 0x00A000A0
#define DDRSS1_PHY_125_DATA 0x00A000A0
#define DDRSS1_PHY_126_DATA 0x00A000A0
#define DDRSS1_PHY_127_DATA 0x00A000A0
#define DDRSS1_PHY_128_DATA 0x00A000A0
#define DDRSS1_PHY_129_DATA 0x00A000A0
#define DDRSS1_PHY_130_DATA 0x01C200A0
#define DDRSS1_PHY_131_DATA 0x01A00005
#define DDRSS1_PHY_132_DATA 0x00000000
#define DDRSS1_PHY_133_DATA 0x00000000
#define DDRSS1_PHY_134_DATA 0x00080200
#define DDRSS1_PHY_135_DATA 0x00000000
#define DDRSS1_PHY_136_DATA 0x20202000
#define DDRSS1_PHY_137_DATA 0x20202020
#define DDRSS1_PHY_138_DATA 0xF0F02020
#define DDRSS1_PHY_139_DATA 0x00000000
#define DDRSS1_PHY_140_DATA 0x00000000
#define DDRSS1_PHY_141_DATA 0x00000000
#define DDRSS1_PHY_142_DATA 0x00000000
#define DDRSS1_PHY_143_DATA 0x00000000
#define DDRSS1_PHY_144_DATA 0x00000000
#define DDRSS1_PHY_145_DATA 0x00000000
#define DDRSS1_PHY_146_DATA 0x00000000
#define DDRSS1_PHY_147_DATA 0x00000000
#define DDRSS1_PHY_148_DATA 0x00000000
#define DDRSS1_PHY_149_DATA 0x00000000
#define DDRSS1_PHY_150_DATA 0x00000000
#define DDRSS1_PHY_151_DATA 0x00000000
#define DDRSS1_PHY_152_DATA 0x00000000
#define DDRSS1_PHY_153_DATA 0x00000000
#define DDRSS1_PHY_154_DATA 0x00000000
#define DDRSS1_PHY_155_DATA 0x00000000
#define DDRSS1_PHY_156_DATA 0x00000000
#define DDRSS1_PHY_157_DATA 0x00000000
#define DDRSS1_PHY_158_DATA 0x00000000
#define DDRSS1_PHY_159_DATA 0x00000000
#define DDRSS1_PHY_160_DATA 0x00000000
#define DDRSS1_PHY_161_DATA 0x00000000
#define DDRSS1_PHY_162_DATA 0x00000000
#define DDRSS1_PHY_163_DATA 0x00000000
#define DDRSS1_PHY_164_DATA 0x00000000
#define DDRSS1_PHY_165_DATA 0x00000000
#define DDRSS1_PHY_166_DATA 0x00000000
#define DDRSS1_PHY_167_DATA 0x00000000
#define DDRSS1_PHY_168_DATA 0x00000000
#define DDRSS1_PHY_169_DATA 0x00000000
#define DDRSS1_PHY_170_DATA 0x00000000
#define DDRSS1_PHY_171_DATA 0x00000000
#define DDRSS1_PHY_172_DATA 0x00000000
#define DDRSS1_PHY_173_DATA 0x00000000
#define DDRSS1_PHY_174_DATA 0x00000000
#define DDRSS1_PHY_175_DATA 0x00000000
#define DDRSS1_PHY_176_DATA 0x00000000
#define DDRSS1_PHY_177_DATA 0x00000000
#define DDRSS1_PHY_178_DATA 0x00000000
#define DDRSS1_PHY_179_DATA 0x00000000
#define DDRSS1_PHY_180_DATA 0x00000000
#define DDRSS1_PHY_181_DATA 0x00000000
#define DDRSS1_PHY_182_DATA 0x00000000
#define DDRSS1_PHY_183_DATA 0x00000000
#define DDRSS1_PHY_184_DATA 0x00000000
#define DDRSS1_PHY_185_DATA 0x00000000
#define DDRSS1_PHY_186_DATA 0x00000000
#define DDRSS1_PHY_187_DATA 0x00000000
#define DDRSS1_PHY_188_DATA 0x00000000
#define DDRSS1_PHY_189_DATA 0x00000000
#define DDRSS1_PHY_190_DATA 0x00000000
#define DDRSS1_PHY_191_DATA 0x00000000
#define DDRSS1_PHY_192_DATA 0x00000000
#define DDRSS1_PHY_193_DATA 0x00000000
#define DDRSS1_PHY_194_DATA 0x00000000
#define DDRSS1_PHY_195_DATA 0x00000000
#define DDRSS1_PHY_196_DATA 0x00000000
#define DDRSS1_PHY_197_DATA 0x00000000
#define DDRSS1_PHY_198_DATA 0x00000000
#define DDRSS1_PHY_199_DATA 0x00000000
#define DDRSS1_PHY_200_DATA 0x00000000
#define DDRSS1_PHY_201_DATA 0x00000000
#define DDRSS1_PHY_202_DATA 0x00000000
#define DDRSS1_PHY_203_DATA 0x00000000
#define DDRSS1_PHY_204_DATA 0x00000000
#define DDRSS1_PHY_205_DATA 0x00000000
#define DDRSS1_PHY_206_DATA 0x00000000
#define DDRSS1_PHY_207_DATA 0x00000000
#define DDRSS1_PHY_208_DATA 0x00000000
#define DDRSS1_PHY_209_DATA 0x00000000
#define DDRSS1_PHY_210_DATA 0x00000000
#define DDRSS1_PHY_211_DATA 0x00000000
#define DDRSS1_PHY_212_DATA 0x00000000
#define DDRSS1_PHY_213_DATA 0x00000000
#define DDRSS1_PHY_214_DATA 0x00000000
#define DDRSS1_PHY_215_DATA 0x00000000
#define DDRSS1_PHY_216_DATA 0x00000000
#define DDRSS1_PHY_217_DATA 0x00000000
#define DDRSS1_PHY_218_DATA 0x00000000
#define DDRSS1_PHY_219_DATA 0x00000000
#define DDRSS1_PHY_220_DATA 0x00000000
#define DDRSS1_PHY_221_DATA 0x00000000
#define DDRSS1_PHY_222_DATA 0x00000000
#define DDRSS1_PHY_223_DATA 0x00000000
#define DDRSS1_PHY_224_DATA 0x00000000
#define DDRSS1_PHY_225_DATA 0x00000000
#define DDRSS1_PHY_226_DATA 0x00000000
#define DDRSS1_PHY_227_DATA 0x00000000
#define DDRSS1_PHY_228_DATA 0x00000000
#define DDRSS1_PHY_229_DATA 0x00000000
#define DDRSS1_PHY_230_DATA 0x00000000
#define DDRSS1_PHY_231_DATA 0x00000000
#define DDRSS1_PHY_232_DATA 0x00000000
#define DDRSS1_PHY_233_DATA 0x00000000
#define DDRSS1_PHY_234_DATA 0x00000000
#define DDRSS1_PHY_235_DATA 0x00000000
#define DDRSS1_PHY_236_DATA 0x00000000
#define DDRSS1_PHY_237_DATA 0x00000000
#define DDRSS1_PHY_238_DATA 0x00000000
#define DDRSS1_PHY_239_DATA 0x00000000
#define DDRSS1_PHY_240_DATA 0x00000000
#define DDRSS1_PHY_241_DATA 0x00000000
#define DDRSS1_PHY_242_DATA 0x00000000
#define DDRSS1_PHY_243_DATA 0x00000000
#define DDRSS1_PHY_244_DATA 0x00000000
#define DDRSS1_PHY_245_DATA 0x00000000
#define DDRSS1_PHY_246_DATA 0x00000000
#define DDRSS1_PHY_247_DATA 0x00000000
#define DDRSS1_PHY_248_DATA 0x00000000
#define DDRSS1_PHY_249_DATA 0x00000000
#define DDRSS1_PHY_250_DATA 0x00000000
#define DDRSS1_PHY_251_DATA 0x00000000
#define DDRSS1_PHY_252_DATA 0x00000000
#define DDRSS1_PHY_253_DATA 0x00000000
#define DDRSS1_PHY_254_DATA 0x00000000
#define DDRSS1_PHY_255_DATA 0x00000000
#define DDRSS1_PHY_256_DATA 0x000004F0
#define DDRSS1_PHY_257_DATA 0x00000000
#define DDRSS1_PHY_258_DATA 0x00030200
#define DDRSS1_PHY_259_DATA 0x00000000
#define DDRSS1_PHY_260_DATA 0x00000000
#define DDRSS1_PHY_261_DATA 0x01030000
#define DDRSS1_PHY_262_DATA 0x00010000
#define DDRSS1_PHY_263_DATA 0x01030004
#define DDRSS1_PHY_264_DATA 0x01000000
#define DDRSS1_PHY_265_DATA 0x00000000
#define DDRSS1_PHY_266_DATA 0x00000000
#define DDRSS1_PHY_267_DATA 0x01000001
#define DDRSS1_PHY_268_DATA 0x00000100
#define DDRSS1_PHY_269_DATA 0x000800C0
#define DDRSS1_PHY_270_DATA 0x060100CC
#define DDRSS1_PHY_271_DATA 0x00030066
#define DDRSS1_PHY_272_DATA 0x00000000
#define DDRSS1_PHY_273_DATA 0x00000301
#define DDRSS1_PHY_274_DATA 0x0000AAAA
#define DDRSS1_PHY_275_DATA 0x00005555
#define DDRSS1_PHY_276_DATA 0x0000B5B5
#define DDRSS1_PHY_277_DATA 0x00004A4A
#define DDRSS1_PHY_278_DATA 0x00005656
#define DDRSS1_PHY_279_DATA 0x0000A9A9
#define DDRSS1_PHY_280_DATA 0x0000A9A9
#define DDRSS1_PHY_281_DATA 0x0000B5B5
#define DDRSS1_PHY_282_DATA 0x00000000
#define DDRSS1_PHY_283_DATA 0x00000000
#define DDRSS1_PHY_284_DATA 0x2A000000
#define DDRSS1_PHY_285_DATA 0x00000808
#define DDRSS1_PHY_286_DATA 0x0F000000
#define DDRSS1_PHY_287_DATA 0x00000F0F
#define DDRSS1_PHY_288_DATA 0x10200000
#define DDRSS1_PHY_289_DATA 0x0C002006
#define DDRSS1_PHY_290_DATA 0x00000000
#define DDRSS1_PHY_291_DATA 0x00000000
#define DDRSS1_PHY_292_DATA 0x55555555
#define DDRSS1_PHY_293_DATA 0xAAAAAAAA
#define DDRSS1_PHY_294_DATA 0x55555555
#define DDRSS1_PHY_295_DATA 0xAAAAAAAA
#define DDRSS1_PHY_296_DATA 0x00005555
#define DDRSS1_PHY_297_DATA 0x01000100
#define DDRSS1_PHY_298_DATA 0x00800180
#define DDRSS1_PHY_299_DATA 0x00000000
#define DDRSS1_PHY_300_DATA 0x00000000
#define DDRSS1_PHY_301_DATA 0x00000000
#define DDRSS1_PHY_302_DATA 0x00000000
#define DDRSS1_PHY_303_DATA 0x00000000
#define DDRSS1_PHY_304_DATA 0x00000000
#define DDRSS1_PHY_305_DATA 0x00000000
#define DDRSS1_PHY_306_DATA 0x00000000
#define DDRSS1_PHY_307_DATA 0x00000000
#define DDRSS1_PHY_308_DATA 0x00000000
#define DDRSS1_PHY_309_DATA 0x00000000
#define DDRSS1_PHY_310_DATA 0x00000000
#define DDRSS1_PHY_311_DATA 0x00000000
#define DDRSS1_PHY_312_DATA 0x00000000
#define DDRSS1_PHY_313_DATA 0x00000000
#define DDRSS1_PHY_314_DATA 0x00000000
#define DDRSS1_PHY_315_DATA 0x00000000
#define DDRSS1_PHY_316_DATA 0x00000000
#define DDRSS1_PHY_317_DATA 0x00000000
#define DDRSS1_PHY_318_DATA 0x00000000
#define DDRSS1_PHY_319_DATA 0x00000000
#define DDRSS1_PHY_320_DATA 0x00000000
#define DDRSS1_PHY_321_DATA 0x00000000
#define DDRSS1_PHY_322_DATA 0x00000104
#define DDRSS1_PHY_323_DATA 0x00000120
#define DDRSS1_PHY_324_DATA 0x00000000
#define DDRSS1_PHY_325_DATA 0x00000000
#define DDRSS1_PHY_326_DATA 0x00000000
#define DDRSS1_PHY_327_DATA 0x00000000
#define DDRSS1_PHY_328_DATA 0x00000000
#define DDRSS1_PHY_329_DATA 0x00000000
#define DDRSS1_PHY_330_DATA 0x00000000
#define DDRSS1_PHY_331_DATA 0x00000001
#define DDRSS1_PHY_332_DATA 0x07FF0000
#define DDRSS1_PHY_333_DATA 0x0080081F
#define DDRSS1_PHY_334_DATA 0x00081020
#define DDRSS1_PHY_335_DATA 0x04010000
#define DDRSS1_PHY_336_DATA 0x00000000
#define DDRSS1_PHY_337_DATA 0x00000000
#define DDRSS1_PHY_338_DATA 0x00000000
#define DDRSS1_PHY_339_DATA 0x00000100
#define DDRSS1_PHY_340_DATA 0x01CC0C01
#define DDRSS1_PHY_341_DATA 0x1003CC0C
#define DDRSS1_PHY_342_DATA 0x20000140
#define DDRSS1_PHY_343_DATA 0x07FF0200
#define DDRSS1_PHY_344_DATA 0x0000DD01
#define DDRSS1_PHY_345_DATA 0x10100303
#define DDRSS1_PHY_346_DATA 0x10101010
#define DDRSS1_PHY_347_DATA 0x10101010
#define DDRSS1_PHY_348_DATA 0x00021010
#define DDRSS1_PHY_349_DATA 0x00100010
#define DDRSS1_PHY_350_DATA 0x00100010
#define DDRSS1_PHY_351_DATA 0x00100010
#define DDRSS1_PHY_352_DATA 0x00100010
#define DDRSS1_PHY_353_DATA 0x00050010
#define DDRSS1_PHY_354_DATA 0x51517041
#define DDRSS1_PHY_355_DATA 0x31C06001
#define DDRSS1_PHY_356_DATA 0x07AB0340
#define DDRSS1_PHY_357_DATA 0x00C0C001
#define DDRSS1_PHY_358_DATA 0x0E0D0001
#define DDRSS1_PHY_359_DATA 0x10001000
#define DDRSS1_PHY_360_DATA 0x0C083E42
#define DDRSS1_PHY_361_DATA 0x0F0C3701
#define DDRSS1_PHY_362_DATA 0x01000140
#define DDRSS1_PHY_363_DATA 0x0C000420
#define DDRSS1_PHY_364_DATA 0x00000198
#define DDRSS1_PHY_365_DATA 0x0A0000D0
#define DDRSS1_PHY_366_DATA 0x00030200
#define DDRSS1_PHY_367_DATA 0x02800000
#define DDRSS1_PHY_368_DATA 0x80800000
#define DDRSS1_PHY_369_DATA 0x000E2010
#define DDRSS1_PHY_370_DATA 0x76543210
#define DDRSS1_PHY_371_DATA 0x00000008
#define DDRSS1_PHY_372_DATA 0x02800280
#define DDRSS1_PHY_373_DATA 0x02800280
#define DDRSS1_PHY_374_DATA 0x02800280
#define DDRSS1_PHY_375_DATA 0x02800280
#define DDRSS1_PHY_376_DATA 0x00000280
#define DDRSS1_PHY_377_DATA 0x0000A000
#define DDRSS1_PHY_378_DATA 0x00A000A0
#define DDRSS1_PHY_379_DATA 0x00A000A0
#define DDRSS1_PHY_380_DATA 0x00A000A0
#define DDRSS1_PHY_381_DATA 0x00A000A0
#define DDRSS1_PHY_382_DATA 0x00A000A0
#define DDRSS1_PHY_383_DATA 0x00A000A0
#define DDRSS1_PHY_384_DATA 0x00A000A0
#define DDRSS1_PHY_385_DATA 0x00A000A0
#define DDRSS1_PHY_386_DATA 0x01C200A0
#define DDRSS1_PHY_387_DATA 0x01A00005
#define DDRSS1_PHY_388_DATA 0x00000000
#define DDRSS1_PHY_389_DATA 0x00000000
#define DDRSS1_PHY_390_DATA 0x00080200
#define DDRSS1_PHY_391_DATA 0x00000000
#define DDRSS1_PHY_392_DATA 0x20202000
#define DDRSS1_PHY_393_DATA 0x20202020
#define DDRSS1_PHY_394_DATA 0xF0F02020
#define DDRSS1_PHY_395_DATA 0x00000000
#define DDRSS1_PHY_396_DATA 0x00000000
#define DDRSS1_PHY_397_DATA 0x00000000
#define DDRSS1_PHY_398_DATA 0x00000000
#define DDRSS1_PHY_399_DATA 0x00000000
#define DDRSS1_PHY_400_DATA 0x00000000
#define DDRSS1_PHY_401_DATA 0x00000000
#define DDRSS1_PHY_402_DATA 0x00000000
#define DDRSS1_PHY_403_DATA 0x00000000
#define DDRSS1_PHY_404_DATA 0x00000000
#define DDRSS1_PHY_405_DATA 0x00000000
#define DDRSS1_PHY_406_DATA 0x00000000
#define DDRSS1_PHY_407_DATA 0x00000000
#define DDRSS1_PHY_408_DATA 0x00000000
#define DDRSS1_PHY_409_DATA 0x00000000
#define DDRSS1_PHY_410_DATA 0x00000000
#define DDRSS1_PHY_411_DATA 0x00000000
#define DDRSS1_PHY_412_DATA 0x00000000
#define DDRSS1_PHY_413_DATA 0x00000000
#define DDRSS1_PHY_414_DATA 0x00000000
#define DDRSS1_PHY_415_DATA 0x00000000
#define DDRSS1_PHY_416_DATA 0x00000000
#define DDRSS1_PHY_417_DATA 0x00000000
#define DDRSS1_PHY_418_DATA 0x00000000
#define DDRSS1_PHY_419_DATA 0x00000000
#define DDRSS1_PHY_420_DATA 0x00000000
#define DDRSS1_PHY_421_DATA 0x00000000
#define DDRSS1_PHY_422_DATA 0x00000000
#define DDRSS1_PHY_423_DATA 0x00000000
#define DDRSS1_PHY_424_DATA 0x00000000
#define DDRSS1_PHY_425_DATA 0x00000000
#define DDRSS1_PHY_426_DATA 0x00000000
#define DDRSS1_PHY_427_DATA 0x00000000
#define DDRSS1_PHY_428_DATA 0x00000000
#define DDRSS1_PHY_429_DATA 0x00000000
#define DDRSS1_PHY_430_DATA 0x00000000
#define DDRSS1_PHY_431_DATA 0x00000000
#define DDRSS1_PHY_432_DATA 0x00000000
#define DDRSS1_PHY_433_DATA 0x00000000
#define DDRSS1_PHY_434_DATA 0x00000000
#define DDRSS1_PHY_435_DATA 0x00000000
#define DDRSS1_PHY_436_DATA 0x00000000
#define DDRSS1_PHY_437_DATA 0x00000000
#define DDRSS1_PHY_438_DATA 0x00000000
#define DDRSS1_PHY_439_DATA 0x00000000
#define DDRSS1_PHY_440_DATA 0x00000000
#define DDRSS1_PHY_441_DATA 0x00000000
#define DDRSS1_PHY_442_DATA 0x00000000
#define DDRSS1_PHY_443_DATA 0x00000000
#define DDRSS1_PHY_444_DATA 0x00000000
#define DDRSS1_PHY_445_DATA 0x00000000
#define DDRSS1_PHY_446_DATA 0x00000000
#define DDRSS1_PHY_447_DATA 0x00000000
#define DDRSS1_PHY_448_DATA 0x00000000
#define DDRSS1_PHY_449_DATA 0x00000000
#define DDRSS1_PHY_450_DATA 0x00000000
#define DDRSS1_PHY_451_DATA 0x00000000
#define DDRSS1_PHY_452_DATA 0x00000000
#define DDRSS1_PHY_453_DATA 0x00000000
#define DDRSS1_PHY_454_DATA 0x00000000
#define DDRSS1_PHY_455_DATA 0x00000000
#define DDRSS1_PHY_456_DATA 0x00000000
#define DDRSS1_PHY_457_DATA 0x00000000
#define DDRSS1_PHY_458_DATA 0x00000000
#define DDRSS1_PHY_459_DATA 0x00000000
#define DDRSS1_PHY_460_DATA 0x00000000
#define DDRSS1_PHY_461_DATA 0x00000000
#define DDRSS1_PHY_462_DATA 0x00000000
#define DDRSS1_PHY_463_DATA 0x00000000
#define DDRSS1_PHY_464_DATA 0x00000000
#define DDRSS1_PHY_465_DATA 0x00000000
#define DDRSS1_PHY_466_DATA 0x00000000
#define DDRSS1_PHY_467_DATA 0x00000000
#define DDRSS1_PHY_468_DATA 0x00000000
#define DDRSS1_PHY_469_DATA 0x00000000
#define DDRSS1_PHY_470_DATA 0x00000000
#define DDRSS1_PHY_471_DATA 0x00000000
#define DDRSS1_PHY_472_DATA 0x00000000
#define DDRSS1_PHY_473_DATA 0x00000000
#define DDRSS1_PHY_474_DATA 0x00000000
#define DDRSS1_PHY_475_DATA 0x00000000
#define DDRSS1_PHY_476_DATA 0x00000000
#define DDRSS1_PHY_477_DATA 0x00000000
#define DDRSS1_PHY_478_DATA 0x00000000
#define DDRSS1_PHY_479_DATA 0x00000000
#define DDRSS1_PHY_480_DATA 0x00000000
#define DDRSS1_PHY_481_DATA 0x00000000
#define DDRSS1_PHY_482_DATA 0x00000000
#define DDRSS1_PHY_483_DATA 0x00000000
#define DDRSS1_PHY_484_DATA 0x00000000
#define DDRSS1_PHY_485_DATA 0x00000000
#define DDRSS1_PHY_486_DATA 0x00000000
#define DDRSS1_PHY_487_DATA 0x00000000
#define DDRSS1_PHY_488_DATA 0x00000000
#define DDRSS1_PHY_489_DATA 0x00000000
#define DDRSS1_PHY_490_DATA 0x00000000
#define DDRSS1_PHY_491_DATA 0x00000000
#define DDRSS1_PHY_492_DATA 0x00000000
#define DDRSS1_PHY_493_DATA 0x00000000
#define DDRSS1_PHY_494_DATA 0x00000000
#define DDRSS1_PHY_495_DATA 0x00000000
#define DDRSS1_PHY_496_DATA 0x00000000
#define DDRSS1_PHY_497_DATA 0x00000000
#define DDRSS1_PHY_498_DATA 0x00000000
#define DDRSS1_PHY_499_DATA 0x00000000
#define DDRSS1_PHY_500_DATA 0x00000000
#define DDRSS1_PHY_501_DATA 0x00000000
#define DDRSS1_PHY_502_DATA 0x00000000
#define DDRSS1_PHY_503_DATA 0x00000000
#define DDRSS1_PHY_504_DATA 0x00000000
#define DDRSS1_PHY_505_DATA 0x00000000
#define DDRSS1_PHY_506_DATA 0x00000000
#define DDRSS1_PHY_507_DATA 0x00000000
#define DDRSS1_PHY_508_DATA 0x00000000
#define DDRSS1_PHY_509_DATA 0x00000000
#define DDRSS1_PHY_510_DATA 0x00000000
#define DDRSS1_PHY_511_DATA 0x00000000
#define DDRSS1_PHY_512_DATA 0x000004F0
#define DDRSS1_PHY_513_DATA 0x00000000
#define DDRSS1_PHY_514_DATA 0x00030200
#define DDRSS1_PHY_515_DATA 0x00000000
#define DDRSS1_PHY_516_DATA 0x00000000
#define DDRSS1_PHY_517_DATA 0x01030000
#define DDRSS1_PHY_518_DATA 0x00010000
#define DDRSS1_PHY_519_DATA 0x01030004
#define DDRSS1_PHY_520_DATA 0x01000000
#define DDRSS1_PHY_521_DATA 0x00000000
#define DDRSS1_PHY_522_DATA 0x00000000
#define DDRSS1_PHY_523_DATA 0x01000001
#define DDRSS1_PHY_524_DATA 0x00000100
#define DDRSS1_PHY_525_DATA 0x000800C0
#define DDRSS1_PHY_526_DATA 0x060100CC
#define DDRSS1_PHY_527_DATA 0x00030066
#define DDRSS1_PHY_528_DATA 0x00000000
#define DDRSS1_PHY_529_DATA 0x00000301
#define DDRSS1_PHY_530_DATA 0x0000AAAA
#define DDRSS1_PHY_531_DATA 0x00005555
#define DDRSS1_PHY_532_DATA 0x0000B5B5
#define DDRSS1_PHY_533_DATA 0x00004A4A
#define DDRSS1_PHY_534_DATA 0x00005656
#define DDRSS1_PHY_535_DATA 0x0000A9A9
#define DDRSS1_PHY_536_DATA 0x0000A9A9
#define DDRSS1_PHY_537_DATA 0x0000B5B5
#define DDRSS1_PHY_538_DATA 0x00000000
#define DDRSS1_PHY_539_DATA 0x00000000
#define DDRSS1_PHY_540_DATA 0x2A000000
#define DDRSS1_PHY_541_DATA 0x00000808
#define DDRSS1_PHY_542_DATA 0x0F000000
#define DDRSS1_PHY_543_DATA 0x00000F0F
#define DDRSS1_PHY_544_DATA 0x10200000
#define DDRSS1_PHY_545_DATA 0x0C002006
#define DDRSS1_PHY_546_DATA 0x00000000
#define DDRSS1_PHY_547_DATA 0x00000000
#define DDRSS1_PHY_548_DATA 0x55555555
#define DDRSS1_PHY_549_DATA 0xAAAAAAAA
#define DDRSS1_PHY_550_DATA 0x55555555
#define DDRSS1_PHY_551_DATA 0xAAAAAAAA
#define DDRSS1_PHY_552_DATA 0x00005555
#define DDRSS1_PHY_553_DATA 0x01000100
#define DDRSS1_PHY_554_DATA 0x00800180
#define DDRSS1_PHY_555_DATA 0x00000001
#define DDRSS1_PHY_556_DATA 0x00000000
#define DDRSS1_PHY_557_DATA 0x00000000
#define DDRSS1_PHY_558_DATA 0x00000000
#define DDRSS1_PHY_559_DATA 0x00000000
#define DDRSS1_PHY_560_DATA 0x00000000
#define DDRSS1_PHY_561_DATA 0x00000000
#define DDRSS1_PHY_562_DATA 0x00000000
#define DDRSS1_PHY_563_DATA 0x00000000
#define DDRSS1_PHY_564_DATA 0x00000000
#define DDRSS1_PHY_565_DATA 0x00000000
#define DDRSS1_PHY_566_DATA 0x00000000
#define DDRSS1_PHY_567_DATA 0x00000000
#define DDRSS1_PHY_568_DATA 0x00000000
#define DDRSS1_PHY_569_DATA 0x00000000
#define DDRSS1_PHY_570_DATA 0x00000000
#define DDRSS1_PHY_571_DATA 0x00000000
#define DDRSS1_PHY_572_DATA 0x00000000
#define DDRSS1_PHY_573_DATA 0x00000000
#define DDRSS1_PHY_574_DATA 0x00000000
#define DDRSS1_PHY_575_DATA 0x00000000
#define DDRSS1_PHY_576_DATA 0x00000000
#define DDRSS1_PHY_577_DATA 0x00000000
#define DDRSS1_PHY_578_DATA 0x00000104
#define DDRSS1_PHY_579_DATA 0x00000120
#define DDRSS1_PHY_580_DATA 0x00000000
#define DDRSS1_PHY_581_DATA 0x00000000
#define DDRSS1_PHY_582_DATA 0x00000000
#define DDRSS1_PHY_583_DATA 0x00000000
#define DDRSS1_PHY_584_DATA 0x00000000
#define DDRSS1_PHY_585_DATA 0x00000000
#define DDRSS1_PHY_586_DATA 0x00000000
#define DDRSS1_PHY_587_DATA 0x00000001
#define DDRSS1_PHY_588_DATA 0x07FF0000
#define DDRSS1_PHY_589_DATA 0x0080081F
#define DDRSS1_PHY_590_DATA 0x00081020
#define DDRSS1_PHY_591_DATA 0x04010000
#define DDRSS1_PHY_592_DATA 0x00000000
#define DDRSS1_PHY_593_DATA 0x00000000
#define DDRSS1_PHY_594_DATA 0x00000000
#define DDRSS1_PHY_595_DATA 0x00000100
#define DDRSS1_PHY_596_DATA 0x01CC0C01
#define DDRSS1_PHY_597_DATA 0x1003CC0C
#define DDRSS1_PHY_598_DATA 0x20000140
#define DDRSS1_PHY_599_DATA 0x07FF0200
#define DDRSS1_PHY_600_DATA 0x0000DD01
#define DDRSS1_PHY_601_DATA 0x10100303
#define DDRSS1_PHY_602_DATA 0x10101010
#define DDRSS1_PHY_603_DATA 0x10101010
#define DDRSS1_PHY_604_DATA 0x00021010
#define DDRSS1_PHY_605_DATA 0x00100010
#define DDRSS1_PHY_606_DATA 0x00100010
#define DDRSS1_PHY_607_DATA 0x00100010
#define DDRSS1_PHY_608_DATA 0x00100010
#define DDRSS1_PHY_609_DATA 0x00050010
#define DDRSS1_PHY_610_DATA 0x51517041
#define DDRSS1_PHY_611_DATA 0x31C06001
#define DDRSS1_PHY_612_DATA 0x07AB0340
#define DDRSS1_PHY_613_DATA 0x00C0C001
#define DDRSS1_PHY_614_DATA 0x0E0D0001
#define DDRSS1_PHY_615_DATA 0x10001000
#define DDRSS1_PHY_616_DATA 0x0C083E42
#define DDRSS1_PHY_617_DATA 0x0F0C3701
#define DDRSS1_PHY_618_DATA 0x01000140
#define DDRSS1_PHY_619_DATA 0x0C000420
#define DDRSS1_PHY_620_DATA 0x00000198
#define DDRSS1_PHY_621_DATA 0x0A0000D0
#define DDRSS1_PHY_622_DATA 0x00030200
#define DDRSS1_PHY_623_DATA 0x02800000
#define DDRSS1_PHY_624_DATA 0x80800000
#define DDRSS1_PHY_625_DATA 0x000E2010
#define DDRSS1_PHY_626_DATA 0x76543210
#define DDRSS1_PHY_627_DATA 0x00000008
#define DDRSS1_PHY_628_DATA 0x02800280
#define DDRSS1_PHY_629_DATA 0x02800280
#define DDRSS1_PHY_630_DATA 0x02800280
#define DDRSS1_PHY_631_DATA 0x02800280
#define DDRSS1_PHY_632_DATA 0x00000280
#define DDRSS1_PHY_633_DATA 0x0000A000
#define DDRSS1_PHY_634_DATA 0x00A000A0
#define DDRSS1_PHY_635_DATA 0x00A000A0
#define DDRSS1_PHY_636_DATA 0x00A000A0
#define DDRSS1_PHY_637_DATA 0x00A000A0
#define DDRSS1_PHY_638_DATA 0x00A000A0
#define DDRSS1_PHY_639_DATA 0x00A000A0
#define DDRSS1_PHY_640_DATA 0x00A000A0
#define DDRSS1_PHY_641_DATA 0x00A000A0
#define DDRSS1_PHY_642_DATA 0x01C200A0
#define DDRSS1_PHY_643_DATA 0x01A00005
#define DDRSS1_PHY_644_DATA 0x00000000
#define DDRSS1_PHY_645_DATA 0x00000000
#define DDRSS1_PHY_646_DATA 0x00080200
#define DDRSS1_PHY_647_DATA 0x00000000
#define DDRSS1_PHY_648_DATA 0x20202000
#define DDRSS1_PHY_649_DATA 0x20202020
#define DDRSS1_PHY_650_DATA 0xF0F02020
#define DDRSS1_PHY_651_DATA 0x00000000
#define DDRSS1_PHY_652_DATA 0x00000000
#define DDRSS1_PHY_653_DATA 0x00000000
#define DDRSS1_PHY_654_DATA 0x00000000
#define DDRSS1_PHY_655_DATA 0x00000000
#define DDRSS1_PHY_656_DATA 0x00000000
#define DDRSS1_PHY_657_DATA 0x00000000
#define DDRSS1_PHY_658_DATA 0x00000000
#define DDRSS1_PHY_659_DATA 0x00000000
#define DDRSS1_PHY_660_DATA 0x00000000
#define DDRSS1_PHY_661_DATA 0x00000000
#define DDRSS1_PHY_662_DATA 0x00000000
#define DDRSS1_PHY_663_DATA 0x00000000
#define DDRSS1_PHY_664_DATA 0x00000000
#define DDRSS1_PHY_665_DATA 0x00000000
#define DDRSS1_PHY_666_DATA 0x00000000
#define DDRSS1_PHY_667_DATA 0x00000000
#define DDRSS1_PHY_668_DATA 0x00000000
#define DDRSS1_PHY_669_DATA 0x00000000
#define DDRSS1_PHY_670_DATA 0x00000000
#define DDRSS1_PHY_671_DATA 0x00000000
#define DDRSS1_PHY_672_DATA 0x00000000
#define DDRSS1_PHY_673_DATA 0x00000000
#define DDRSS1_PHY_674_DATA 0x00000000
#define DDRSS1_PHY_675_DATA 0x00000000
#define DDRSS1_PHY_676_DATA 0x00000000
#define DDRSS1_PHY_677_DATA 0x00000000
#define DDRSS1_PHY_678_DATA 0x00000000
#define DDRSS1_PHY_679_DATA 0x00000000
#define DDRSS1_PHY_680_DATA 0x00000000
#define DDRSS1_PHY_681_DATA 0x00000000
#define DDRSS1_PHY_682_DATA 0x00000000
#define DDRSS1_PHY_683_DATA 0x00000000
#define DDRSS1_PHY_684_DATA 0x00000000
#define DDRSS1_PHY_685_DATA 0x00000000
#define DDRSS1_PHY_686_DATA 0x00000000
#define DDRSS1_PHY_687_DATA 0x00000000
#define DDRSS1_PHY_688_DATA 0x00000000
#define DDRSS1_PHY_689_DATA 0x00000000
#define DDRSS1_PHY_690_DATA 0x00000000
#define DDRSS1_PHY_691_DATA 0x00000000
#define DDRSS1_PHY_692_DATA 0x00000000
#define DDRSS1_PHY_693_DATA 0x00000000
#define DDRSS1_PHY_694_DATA 0x00000000
#define DDRSS1_PHY_695_DATA 0x00000000
#define DDRSS1_PHY_696_DATA 0x00000000
#define DDRSS1_PHY_697_DATA 0x00000000
#define DDRSS1_PHY_698_DATA 0x00000000
#define DDRSS1_PHY_699_DATA 0x00000000
#define DDRSS1_PHY_700_DATA 0x00000000
#define DDRSS1_PHY_701_DATA 0x00000000
#define DDRSS1_PHY_702_DATA 0x00000000
#define DDRSS1_PHY_703_DATA 0x00000000
#define DDRSS1_PHY_704_DATA 0x00000000
#define DDRSS1_PHY_705_DATA 0x00000000
#define DDRSS1_PHY_706_DATA 0x00000000
#define DDRSS1_PHY_707_DATA 0x00000000
#define DDRSS1_PHY_708_DATA 0x00000000
#define DDRSS1_PHY_709_DATA 0x00000000
#define DDRSS1_PHY_710_DATA 0x00000000
#define DDRSS1_PHY_711_DATA 0x00000000
#define DDRSS1_PHY_712_DATA 0x00000000
#define DDRSS1_PHY_713_DATA 0x00000000
#define DDRSS1_PHY_714_DATA 0x00000000
#define DDRSS1_PHY_715_DATA 0x00000000
#define DDRSS1_PHY_716_DATA 0x00000000
#define DDRSS1_PHY_717_DATA 0x00000000
#define DDRSS1_PHY_718_DATA 0x00000000
#define DDRSS1_PHY_719_DATA 0x00000000
#define DDRSS1_PHY_720_DATA 0x00000000
#define DDRSS1_PHY_721_DATA 0x00000000
#define DDRSS1_PHY_722_DATA 0x00000000
#define DDRSS1_PHY_723_DATA 0x00000000
#define DDRSS1_PHY_724_DATA 0x00000000
#define DDRSS1_PHY_725_DATA 0x00000000
#define DDRSS1_PHY_726_DATA 0x00000000
#define DDRSS1_PHY_727_DATA 0x00000000
#define DDRSS1_PHY_728_DATA 0x00000000
#define DDRSS1_PHY_729_DATA 0x00000000
#define DDRSS1_PHY_730_DATA 0x00000000
#define DDRSS1_PHY_731_DATA 0x00000000
#define DDRSS1_PHY_732_DATA 0x00000000
#define DDRSS1_PHY_733_DATA 0x00000000
#define DDRSS1_PHY_734_DATA 0x00000000
#define DDRSS1_PHY_735_DATA 0x00000000
#define DDRSS1_PHY_736_DATA 0x00000000
#define DDRSS1_PHY_737_DATA 0x00000000
#define DDRSS1_PHY_738_DATA 0x00000000
#define DDRSS1_PHY_739_DATA 0x00000000
#define DDRSS1_PHY_740_DATA 0x00000000
#define DDRSS1_PHY_741_DATA 0x00000000
#define DDRSS1_PHY_742_DATA 0x00000000
#define DDRSS1_PHY_743_DATA 0x00000000
#define DDRSS1_PHY_744_DATA 0x00000000
#define DDRSS1_PHY_745_DATA 0x00000000
#define DDRSS1_PHY_746_DATA 0x00000000
#define DDRSS1_PHY_747_DATA 0x00000000
#define DDRSS1_PHY_748_DATA 0x00000000
#define DDRSS1_PHY_749_DATA 0x00000000
#define DDRSS1_PHY_750_DATA 0x00000000
#define DDRSS1_PHY_751_DATA 0x00000000
#define DDRSS1_PHY_752_DATA 0x00000000
#define DDRSS1_PHY_753_DATA 0x00000000
#define DDRSS1_PHY_754_DATA 0x00000000
#define DDRSS1_PHY_755_DATA 0x00000000
#define DDRSS1_PHY_756_DATA 0x00000000
#define DDRSS1_PHY_757_DATA 0x00000000
#define DDRSS1_PHY_758_DATA 0x00000000
#define DDRSS1_PHY_759_DATA 0x00000000
#define DDRSS1_PHY_760_DATA 0x00000000
#define DDRSS1_PHY_761_DATA 0x00000000
#define DDRSS1_PHY_762_DATA 0x00000000
#define DDRSS1_PHY_763_DATA 0x00000000
#define DDRSS1_PHY_764_DATA 0x00000000
#define DDRSS1_PHY_765_DATA 0x00000000
#define DDRSS1_PHY_766_DATA 0x00000000
#define DDRSS1_PHY_767_DATA 0x00000000
#define DDRSS1_PHY_768_DATA 0x000004F0
#define DDRSS1_PHY_769_DATA 0x00000000
#define DDRSS1_PHY_770_DATA 0x00030200
#define DDRSS1_PHY_771_DATA 0x00000000
#define DDRSS1_PHY_772_DATA 0x00000000
#define DDRSS1_PHY_773_DATA 0x01030000
#define DDRSS1_PHY_774_DATA 0x00010000
#define DDRSS1_PHY_775_DATA 0x01030004
#define DDRSS1_PHY_776_DATA 0x01000000
#define DDRSS1_PHY_777_DATA 0x00000000
#define DDRSS1_PHY_778_DATA 0x00000000
#define DDRSS1_PHY_779_DATA 0x01000001
#define DDRSS1_PHY_780_DATA 0x00000100
#define DDRSS1_PHY_781_DATA 0x000800C0
#define DDRSS1_PHY_782_DATA 0x060100CC
#define DDRSS1_PHY_783_DATA 0x00030066
#define DDRSS1_PHY_784_DATA 0x00000000
#define DDRSS1_PHY_785_DATA 0x00000301
#define DDRSS1_PHY_786_DATA 0x0000AAAA
#define DDRSS1_PHY_787_DATA 0x00005555
#define DDRSS1_PHY_788_DATA 0x0000B5B5
#define DDRSS1_PHY_789_DATA 0x00004A4A
#define DDRSS1_PHY_790_DATA 0x00005656
#define DDRSS1_PHY_791_DATA 0x0000A9A9
#define DDRSS1_PHY_792_DATA 0x0000A9A9
#define DDRSS1_PHY_793_DATA 0x0000B5B5
#define DDRSS1_PHY_794_DATA 0x00000000
#define DDRSS1_PHY_795_DATA 0x00000000
#define DDRSS1_PHY_796_DATA 0x2A000000
#define DDRSS1_PHY_797_DATA 0x00000808
#define DDRSS1_PHY_798_DATA 0x0F000000
#define DDRSS1_PHY_799_DATA 0x00000F0F
#define DDRSS1_PHY_800_DATA 0x10200000
#define DDRSS1_PHY_801_DATA 0x0C002006
#define DDRSS1_PHY_802_DATA 0x00000000
#define DDRSS1_PHY_803_DATA 0x00000000
#define DDRSS1_PHY_804_DATA 0x55555555
#define DDRSS1_PHY_805_DATA 0xAAAAAAAA
#define DDRSS1_PHY_806_DATA 0x55555555
#define DDRSS1_PHY_807_DATA 0xAAAAAAAA
#define DDRSS1_PHY_808_DATA 0x00005555
#define DDRSS1_PHY_809_DATA 0x01000100
#define DDRSS1_PHY_810_DATA 0x00800180
#define DDRSS1_PHY_811_DATA 0x00000000
#define DDRSS1_PHY_812_DATA 0x00000000
#define DDRSS1_PHY_813_DATA 0x00000000
#define DDRSS1_PHY_814_DATA 0x00000000
#define DDRSS1_PHY_815_DATA 0x00000000
#define DDRSS1_PHY_816_DATA 0x00000000
#define DDRSS1_PHY_817_DATA 0x00000000
#define DDRSS1_PHY_818_DATA 0x00000000
#define DDRSS1_PHY_819_DATA 0x00000000
#define DDRSS1_PHY_820_DATA 0x00000000
#define DDRSS1_PHY_821_DATA 0x00000000
#define DDRSS1_PHY_822_DATA 0x00000000
#define DDRSS1_PHY_823_DATA 0x00000000
#define DDRSS1_PHY_824_DATA 0x00000000
#define DDRSS1_PHY_825_DATA 0x00000000
#define DDRSS1_PHY_826_DATA 0x00000000
#define DDRSS1_PHY_827_DATA 0x00000000
#define DDRSS1_PHY_828_DATA 0x00000000
#define DDRSS1_PHY_829_DATA 0x00000000
#define DDRSS1_PHY_830_DATA 0x00000000
#define DDRSS1_PHY_831_DATA 0x00000000
#define DDRSS1_PHY_832_DATA 0x00000000
#define DDRSS1_PHY_833_DATA 0x00000000
#define DDRSS1_PHY_834_DATA 0x00000104
#define DDRSS1_PHY_835_DATA 0x00000120
#define DDRSS1_PHY_836_DATA 0x00000000
#define DDRSS1_PHY_837_DATA 0x00000000
#define DDRSS1_PHY_838_DATA 0x00000000
#define DDRSS1_PHY_839_DATA 0x00000000
#define DDRSS1_PHY_840_DATA 0x00000000
#define DDRSS1_PHY_841_DATA 0x00000000
#define DDRSS1_PHY_842_DATA 0x00000000
#define DDRSS1_PHY_843_DATA 0x00000001
#define DDRSS1_PHY_844_DATA 0x07FF0000
#define DDRSS1_PHY_845_DATA 0x0080081F
#define DDRSS1_PHY_846_DATA 0x00081020
#define DDRSS1_PHY_847_DATA 0x04010000
#define DDRSS1_PHY_848_DATA 0x00000000
#define DDRSS1_PHY_849_DATA 0x00000000
#define DDRSS1_PHY_850_DATA 0x00000000
#define DDRSS1_PHY_851_DATA 0x00000100
#define DDRSS1_PHY_852_DATA 0x01CC0C01
#define DDRSS1_PHY_853_DATA 0x1003CC0C
#define DDRSS1_PHY_854_DATA 0x20000140
#define DDRSS1_PHY_855_DATA 0x07FF0200
#define DDRSS1_PHY_856_DATA 0x0000DD01
#define DDRSS1_PHY_857_DATA 0x10100303
#define DDRSS1_PHY_858_DATA 0x10101010
#define DDRSS1_PHY_859_DATA 0x10101010
#define DDRSS1_PHY_860_DATA 0x00021010
#define DDRSS1_PHY_861_DATA 0x00100010
#define DDRSS1_PHY_862_DATA 0x00100010
#define DDRSS1_PHY_863_DATA 0x00100010
#define DDRSS1_PHY_864_DATA 0x00100010
#define DDRSS1_PHY_865_DATA 0x00050010
#define DDRSS1_PHY_866_DATA 0x51517041
#define DDRSS1_PHY_867_DATA 0x31C06001
#define DDRSS1_PHY_868_DATA 0x07AB0340
#define DDRSS1_PHY_869_DATA 0x00C0C001
#define DDRSS1_PHY_870_DATA 0x0E0D0001
#define DDRSS1_PHY_871_DATA 0x10001000
#define DDRSS1_PHY_872_DATA 0x0C083E42
#define DDRSS1_PHY_873_DATA 0x0F0C3701
#define DDRSS1_PHY_874_DATA 0x01000140
#define DDRSS1_PHY_875_DATA 0x0C000420
#define DDRSS1_PHY_876_DATA 0x00000198
#define DDRSS1_PHY_877_DATA 0x0A0000D0
#define DDRSS1_PHY_878_DATA 0x00030200
#define DDRSS1_PHY_879_DATA 0x02800000
#define DDRSS1_PHY_880_DATA 0x80800000
#define DDRSS1_PHY_881_DATA 0x000E2010
#define DDRSS1_PHY_882_DATA 0x76543210
#define DDRSS1_PHY_883_DATA 0x00000008
#define DDRSS1_PHY_884_DATA 0x02800280
#define DDRSS1_PHY_885_DATA 0x02800280
#define DDRSS1_PHY_886_DATA 0x02800280
#define DDRSS1_PHY_887_DATA 0x02800280
#define DDRSS1_PHY_888_DATA 0x00000280
#define DDRSS1_PHY_889_DATA 0x0000A000
#define DDRSS1_PHY_890_DATA 0x00A000A0
#define DDRSS1_PHY_891_DATA 0x00A000A0
#define DDRSS1_PHY_892_DATA 0x00A000A0
#define DDRSS1_PHY_893_DATA 0x00A000A0
#define DDRSS1_PHY_894_DATA 0x00A000A0
#define DDRSS1_PHY_895_DATA 0x00A000A0
#define DDRSS1_PHY_896_DATA 0x00A000A0
#define DDRSS1_PHY_897_DATA 0x00A000A0
#define DDRSS1_PHY_898_DATA 0x01C200A0
#define DDRSS1_PHY_899_DATA 0x01A00005
#define DDRSS1_PHY_900_DATA 0x00000000
#define DDRSS1_PHY_901_DATA 0x00000000
#define DDRSS1_PHY_902_DATA 0x00080200
#define DDRSS1_PHY_903_DATA 0x00000000
#define DDRSS1_PHY_904_DATA 0x20202000
#define DDRSS1_PHY_905_DATA 0x20202020
#define DDRSS1_PHY_906_DATA 0xF0F02020
#define DDRSS1_PHY_907_DATA 0x00000000
#define DDRSS1_PHY_908_DATA 0x00000000
#define DDRSS1_PHY_909_DATA 0x00000000
#define DDRSS1_PHY_910_DATA 0x00000000
#define DDRSS1_PHY_911_DATA 0x00000000
#define DDRSS1_PHY_912_DATA 0x00000000
#define DDRSS1_PHY_913_DATA 0x00000000
#define DDRSS1_PHY_914_DATA 0x00000000
#define DDRSS1_PHY_915_DATA 0x00000000
#define DDRSS1_PHY_916_DATA 0x00000000
#define DDRSS1_PHY_917_DATA 0x00000000
#define DDRSS1_PHY_918_DATA 0x00000000
#define DDRSS1_PHY_919_DATA 0x00000000
#define DDRSS1_PHY_920_DATA 0x00000000
#define DDRSS1_PHY_921_DATA 0x00000000
#define DDRSS1_PHY_922_DATA 0x00000000
#define DDRSS1_PHY_923_DATA 0x00000000
#define DDRSS1_PHY_924_DATA 0x00000000
#define DDRSS1_PHY_925_DATA 0x00000000
#define DDRSS1_PHY_926_DATA 0x00000000
#define DDRSS1_PHY_927_DATA 0x00000000
#define DDRSS1_PHY_928_DATA 0x00000000
#define DDRSS1_PHY_929_DATA 0x00000000
#define DDRSS1_PHY_930_DATA 0x00000000
#define DDRSS1_PHY_931_DATA 0x00000000
#define DDRSS1_PHY_932_DATA 0x00000000
#define DDRSS1_PHY_933_DATA 0x00000000
#define DDRSS1_PHY_934_DATA 0x00000000
#define DDRSS1_PHY_935_DATA 0x00000000
#define DDRSS1_PHY_936_DATA 0x00000000
#define DDRSS1_PHY_937_DATA 0x00000000
#define DDRSS1_PHY_938_DATA 0x00000000
#define DDRSS1_PHY_939_DATA 0x00000000
#define DDRSS1_PHY_940_DATA 0x00000000
#define DDRSS1_PHY_941_DATA 0x00000000
#define DDRSS1_PHY_942_DATA 0x00000000
#define DDRSS1_PHY_943_DATA 0x00000000
#define DDRSS1_PHY_944_DATA 0x00000000
#define DDRSS1_PHY_945_DATA 0x00000000
#define DDRSS1_PHY_946_DATA 0x00000000
#define DDRSS1_PHY_947_DATA 0x00000000
#define DDRSS1_PHY_948_DATA 0x00000000
#define DDRSS1_PHY_949_DATA 0x00000000
#define DDRSS1_PHY_950_DATA 0x00000000
#define DDRSS1_PHY_951_DATA 0x00000000
#define DDRSS1_PHY_952_DATA 0x00000000
#define DDRSS1_PHY_953_DATA 0x00000000
#define DDRSS1_PHY_954_DATA 0x00000000
#define DDRSS1_PHY_955_DATA 0x00000000
#define DDRSS1_PHY_956_DATA 0x00000000
#define DDRSS1_PHY_957_DATA 0x00000000
#define DDRSS1_PHY_958_DATA 0x00000000
#define DDRSS1_PHY_959_DATA 0x00000000
#define DDRSS1_PHY_960_DATA 0x00000000
#define DDRSS1_PHY_961_DATA 0x00000000
#define DDRSS1_PHY_962_DATA 0x00000000
#define DDRSS1_PHY_963_DATA 0x00000000
#define DDRSS1_PHY_964_DATA 0x00000000
#define DDRSS1_PHY_965_DATA 0x00000000
#define DDRSS1_PHY_966_DATA 0x00000000
#define DDRSS1_PHY_967_DATA 0x00000000
#define DDRSS1_PHY_968_DATA 0x00000000
#define DDRSS1_PHY_969_DATA 0x00000000
#define DDRSS1_PHY_970_DATA 0x00000000
#define DDRSS1_PHY_971_DATA 0x00000000
#define DDRSS1_PHY_972_DATA 0x00000000
#define DDRSS1_PHY_973_DATA 0x00000000
#define DDRSS1_PHY_974_DATA 0x00000000
#define DDRSS1_PHY_975_DATA 0x00000000
#define DDRSS1_PHY_976_DATA 0x00000000
#define DDRSS1_PHY_977_DATA 0x00000000
#define DDRSS1_PHY_978_DATA 0x00000000
#define DDRSS1_PHY_979_DATA 0x00000000
#define DDRSS1_PHY_980_DATA 0x00000000
#define DDRSS1_PHY_981_DATA 0x00000000
#define DDRSS1_PHY_982_DATA 0x00000000
#define DDRSS1_PHY_983_DATA 0x00000000
#define DDRSS1_PHY_984_DATA 0x00000000
#define DDRSS1_PHY_985_DATA 0x00000000
#define DDRSS1_PHY_986_DATA 0x00000000
#define DDRSS1_PHY_987_DATA 0x00000000
#define DDRSS1_PHY_988_DATA 0x00000000
#define DDRSS1_PHY_989_DATA 0x00000000
#define DDRSS1_PHY_990_DATA 0x00000000
#define DDRSS1_PHY_991_DATA 0x00000000
#define DDRSS1_PHY_992_DATA 0x00000000
#define DDRSS1_PHY_993_DATA 0x00000000
#define DDRSS1_PHY_994_DATA 0x00000000
#define DDRSS1_PHY_995_DATA 0x00000000
#define DDRSS1_PHY_996_DATA 0x00000000
#define DDRSS1_PHY_997_DATA 0x00000000
#define DDRSS1_PHY_998_DATA 0x00000000
#define DDRSS1_PHY_999_DATA 0x00000000
#define DDRSS1_PHY_1000_DATA 0x00000000
#define DDRSS1_PHY_1001_DATA 0x00000000
#define DDRSS1_PHY_1002_DATA 0x00000000
#define DDRSS1_PHY_1003_DATA 0x00000000
#define DDRSS1_PHY_1004_DATA 0x00000000
#define DDRSS1_PHY_1005_DATA 0x00000000
#define DDRSS1_PHY_1006_DATA 0x00000000
#define DDRSS1_PHY_1007_DATA 0x00000000
#define DDRSS1_PHY_1008_DATA 0x00000000
#define DDRSS1_PHY_1009_DATA 0x00000000
#define DDRSS1_PHY_1010_DATA 0x00000000
#define DDRSS1_PHY_1011_DATA 0x00000000
#define DDRSS1_PHY_1012_DATA 0x00000000
#define DDRSS1_PHY_1013_DATA 0x00000000
#define DDRSS1_PHY_1014_DATA 0x00000000
#define DDRSS1_PHY_1015_DATA 0x00000000
#define DDRSS1_PHY_1016_DATA 0x00000000
#define DDRSS1_PHY_1017_DATA 0x00000000
#define DDRSS1_PHY_1018_DATA 0x00000000
#define DDRSS1_PHY_1019_DATA 0x00000000
#define DDRSS1_PHY_1020_DATA 0x00000000
#define DDRSS1_PHY_1021_DATA 0x00000000
#define DDRSS1_PHY_1022_DATA 0x00000000
#define DDRSS1_PHY_1023_DATA 0x00000000
#define DDRSS1_PHY_1024_DATA 0x00000000
#define DDRSS1_PHY_1025_DATA 0x00000000
#define DDRSS1_PHY_1026_DATA 0x00000000
#define DDRSS1_PHY_1027_DATA 0x00000000
#define DDRSS1_PHY_1028_DATA 0x00000000
#define DDRSS1_PHY_1029_DATA 0x00000100
#define DDRSS1_PHY_1030_DATA 0x00000200
#define DDRSS1_PHY_1031_DATA 0x00000000
#define DDRSS1_PHY_1032_DATA 0x00000000
#define DDRSS1_PHY_1033_DATA 0x00000000
#define DDRSS1_PHY_1034_DATA 0x00000000
#define DDRSS1_PHY_1035_DATA 0x00400000
#define DDRSS1_PHY_1036_DATA 0x00000080
#define DDRSS1_PHY_1037_DATA 0x00DCBA98
#define DDRSS1_PHY_1038_DATA 0x03000000
#define DDRSS1_PHY_1039_DATA 0x00200000
#define DDRSS1_PHY_1040_DATA 0x00000000
#define DDRSS1_PHY_1041_DATA 0x00000000
#define DDRSS1_PHY_1042_DATA 0x00000000
#define DDRSS1_PHY_1043_DATA 0x00000000
#define DDRSS1_PHY_1044_DATA 0x00000000
#define DDRSS1_PHY_1045_DATA 0x0000002A
#define DDRSS1_PHY_1046_DATA 0x00000015
#define DDRSS1_PHY_1047_DATA 0x00000015
#define DDRSS1_PHY_1048_DATA 0x0000002A
#define DDRSS1_PHY_1049_DATA 0x00000033
#define DDRSS1_PHY_1050_DATA 0x0000000C
#define DDRSS1_PHY_1051_DATA 0x0000000C
#define DDRSS1_PHY_1052_DATA 0x00000033
#define DDRSS1_PHY_1053_DATA 0x00543210
#define DDRSS1_PHY_1054_DATA 0x003F0000
#define DDRSS1_PHY_1055_DATA 0x000F013F
#define DDRSS1_PHY_1056_DATA 0x20202003
#define DDRSS1_PHY_1057_DATA 0x00202020
#define DDRSS1_PHY_1058_DATA 0x20008008
#define DDRSS1_PHY_1059_DATA 0x00000810
#define DDRSS1_PHY_1060_DATA 0x00000F00
#define DDRSS1_PHY_1061_DATA 0x00000000
#define DDRSS1_PHY_1062_DATA 0x00000000
#define DDRSS1_PHY_1063_DATA 0x00000000
#define DDRSS1_PHY_1064_DATA 0x000305CC
#define DDRSS1_PHY_1065_DATA 0x00030000
#define DDRSS1_PHY_1066_DATA 0x00000300
#define DDRSS1_PHY_1067_DATA 0x00000300
#define DDRSS1_PHY_1068_DATA 0x00000300
#define DDRSS1_PHY_1069_DATA 0x00000300
#define DDRSS1_PHY_1070_DATA 0x00000300
#define DDRSS1_PHY_1071_DATA 0x42080010
#define DDRSS1_PHY_1072_DATA 0x0000803E
#define DDRSS1_PHY_1073_DATA 0x00000001
#define DDRSS1_PHY_1074_DATA 0x01000102
#define DDRSS1_PHY_1075_DATA 0x00008000
#define DDRSS1_PHY_1076_DATA 0x00000000
#define DDRSS1_PHY_1077_DATA 0x00000000
#define DDRSS1_PHY_1078_DATA 0x00000000
#define DDRSS1_PHY_1079_DATA 0x00000000
#define DDRSS1_PHY_1080_DATA 0x00000000
#define DDRSS1_PHY_1081_DATA 0x00000000
#define DDRSS1_PHY_1082_DATA 0x00000000
#define DDRSS1_PHY_1083_DATA 0x00000000
#define DDRSS1_PHY_1084_DATA 0x00000000
#define DDRSS1_PHY_1085_DATA 0x00000000
#define DDRSS1_PHY_1086_DATA 0x00000000
#define DDRSS1_PHY_1087_DATA 0x00000000
#define DDRSS1_PHY_1088_DATA 0x00000000
#define DDRSS1_PHY_1089_DATA 0x00000000
#define DDRSS1_PHY_1090_DATA 0x00000000
#define DDRSS1_PHY_1091_DATA 0x00000000
#define DDRSS1_PHY_1092_DATA 0x00000000
#define DDRSS1_PHY_1093_DATA 0x00000000
#define DDRSS1_PHY_1094_DATA 0x00000000
#define DDRSS1_PHY_1095_DATA 0x00000000
#define DDRSS1_PHY_1096_DATA 0x00000000
#define DDRSS1_PHY_1097_DATA 0x00000000
#define DDRSS1_PHY_1098_DATA 0x00000000
#define DDRSS1_PHY_1099_DATA 0x00000000
#define DDRSS1_PHY_1100_DATA 0x00000000
#define DDRSS1_PHY_1101_DATA 0x00000000
#define DDRSS1_PHY_1102_DATA 0x00000000
#define DDRSS1_PHY_1103_DATA 0x00000000
#define DDRSS1_PHY_1104_DATA 0x00000000
#define DDRSS1_PHY_1105_DATA 0x00000000
#define DDRSS1_PHY_1106_DATA 0x00000000
#define DDRSS1_PHY_1107_DATA 0x00000000
#define DDRSS1_PHY_1108_DATA 0x00000000
#define DDRSS1_PHY_1109_DATA 0x00000000
#define DDRSS1_PHY_1110_DATA 0x00000000
#define DDRSS1_PHY_1111_DATA 0x00000000
#define DDRSS1_PHY_1112_DATA 0x00000000
#define DDRSS1_PHY_1113_DATA 0x00000000
#define DDRSS1_PHY_1114_DATA 0x00000000
#define DDRSS1_PHY_1115_DATA 0x00000000
#define DDRSS1_PHY_1116_DATA 0x00000000
#define DDRSS1_PHY_1117_DATA 0x00000000
#define DDRSS1_PHY_1118_DATA 0x00000000
#define DDRSS1_PHY_1119_DATA 0x00000000
#define DDRSS1_PHY_1120_DATA 0x00000000
#define DDRSS1_PHY_1121_DATA 0x00000000
#define DDRSS1_PHY_1122_DATA 0x00000000
#define DDRSS1_PHY_1123_DATA 0x00000000
#define DDRSS1_PHY_1124_DATA 0x00000000
#define DDRSS1_PHY_1125_DATA 0x00000000
#define DDRSS1_PHY_1126_DATA 0x00000000
#define DDRSS1_PHY_1127_DATA 0x00000000
#define DDRSS1_PHY_1128_DATA 0x00000000
#define DDRSS1_PHY_1129_DATA 0x00000000
#define DDRSS1_PHY_1130_DATA 0x00000000
#define DDRSS1_PHY_1131_DATA 0x00000000
#define DDRSS1_PHY_1132_DATA 0x00000000
#define DDRSS1_PHY_1133_DATA 0x00000000
#define DDRSS1_PHY_1134_DATA 0x00000000
#define DDRSS1_PHY_1135_DATA 0x00000000
#define DDRSS1_PHY_1136_DATA 0x00000000
#define DDRSS1_PHY_1137_DATA 0x00000000
#define DDRSS1_PHY_1138_DATA 0x00000000
#define DDRSS1_PHY_1139_DATA 0x00000000
#define DDRSS1_PHY_1140_DATA 0x00000000
#define DDRSS1_PHY_1141_DATA 0x00000000
#define DDRSS1_PHY_1142_DATA 0x00000000
#define DDRSS1_PHY_1143_DATA 0x00000000
#define DDRSS1_PHY_1144_DATA 0x00000000
#define DDRSS1_PHY_1145_DATA 0x00000000
#define DDRSS1_PHY_1146_DATA 0x00000000
#define DDRSS1_PHY_1147_DATA 0x00000000
#define DDRSS1_PHY_1148_DATA 0x00000000
#define DDRSS1_PHY_1149_DATA 0x00000000
#define DDRSS1_PHY_1150_DATA 0x00000000
#define DDRSS1_PHY_1151_DATA 0x00000000
#define DDRSS1_PHY_1152_DATA 0x00000000
#define DDRSS1_PHY_1153_DATA 0x00000000
#define DDRSS1_PHY_1154_DATA 0x00000000
#define DDRSS1_PHY_1155_DATA 0x00000000
#define DDRSS1_PHY_1156_DATA 0x00000000
#define DDRSS1_PHY_1157_DATA 0x00000000
#define DDRSS1_PHY_1158_DATA 0x00000000
#define DDRSS1_PHY_1159_DATA 0x00000000
#define DDRSS1_PHY_1160_DATA 0x00000000
#define DDRSS1_PHY_1161_DATA 0x00000000
#define DDRSS1_PHY_1162_DATA 0x00000000
#define DDRSS1_PHY_1163_DATA 0x00000000
#define DDRSS1_PHY_1164_DATA 0x00000000
#define DDRSS1_PHY_1165_DATA 0x00000000
#define DDRSS1_PHY_1166_DATA 0x00000000
#define DDRSS1_PHY_1167_DATA 0x00000000
#define DDRSS1_PHY_1168_DATA 0x00000000
#define DDRSS1_PHY_1169_DATA 0x00000000
#define DDRSS1_PHY_1170_DATA 0x00000000
#define DDRSS1_PHY_1171_DATA 0x00000000
#define DDRSS1_PHY_1172_DATA 0x00000000
#define DDRSS1_PHY_1173_DATA 0x00000000
#define DDRSS1_PHY_1174_DATA 0x00000000
#define DDRSS1_PHY_1175_DATA 0x00000000
#define DDRSS1_PHY_1176_DATA 0x00000000
#define DDRSS1_PHY_1177_DATA 0x00000000
#define DDRSS1_PHY_1178_DATA 0x00000000
#define DDRSS1_PHY_1179_DATA 0x00000000
#define DDRSS1_PHY_1180_DATA 0x00000000
#define DDRSS1_PHY_1181_DATA 0x00000000
#define DDRSS1_PHY_1182_DATA 0x00000000
#define DDRSS1_PHY_1183_DATA 0x00000000
#define DDRSS1_PHY_1184_DATA 0x00000000
#define DDRSS1_PHY_1185_DATA 0x00000000
#define DDRSS1_PHY_1186_DATA 0x00000000
#define DDRSS1_PHY_1187_DATA 0x00000000
#define DDRSS1_PHY_1188_DATA 0x00000000
#define DDRSS1_PHY_1189_DATA 0x00000000
#define DDRSS1_PHY_1190_DATA 0x00000000
#define DDRSS1_PHY_1191_DATA 0x00000000
#define DDRSS1_PHY_1192_DATA 0x00000000
#define DDRSS1_PHY_1193_DATA 0x00000000
#define DDRSS1_PHY_1194_DATA 0x00000000
#define DDRSS1_PHY_1195_DATA 0x00000000
#define DDRSS1_PHY_1196_DATA 0x00000000
#define DDRSS1_PHY_1197_DATA 0x00000000
#define DDRSS1_PHY_1198_DATA 0x00000000
#define DDRSS1_PHY_1199_DATA 0x00000000
#define DDRSS1_PHY_1200_DATA 0x00000000
#define DDRSS1_PHY_1201_DATA 0x00000000
#define DDRSS1_PHY_1202_DATA 0x00000000
#define DDRSS1_PHY_1203_DATA 0x00000000
#define DDRSS1_PHY_1204_DATA 0x00000000
#define DDRSS1_PHY_1205_DATA 0x00000000
#define DDRSS1_PHY_1206_DATA 0x00000000
#define DDRSS1_PHY_1207_DATA 0x00000000
#define DDRSS1_PHY_1208_DATA 0x00000000
#define DDRSS1_PHY_1209_DATA 0x00000000
#define DDRSS1_PHY_1210_DATA 0x00000000
#define DDRSS1_PHY_1211_DATA 0x00000000
#define DDRSS1_PHY_1212_DATA 0x00000000
#define DDRSS1_PHY_1213_DATA 0x00000000
#define DDRSS1_PHY_1214_DATA 0x00000000
#define DDRSS1_PHY_1215_DATA 0x00000000
#define DDRSS1_PHY_1216_DATA 0x00000000
#define DDRSS1_PHY_1217_DATA 0x00000000
#define DDRSS1_PHY_1218_DATA 0x00000000
#define DDRSS1_PHY_1219_DATA 0x00000000
#define DDRSS1_PHY_1220_DATA 0x00000000
#define DDRSS1_PHY_1221_DATA 0x00000000
#define DDRSS1_PHY_1222_DATA 0x00000000
#define DDRSS1_PHY_1223_DATA 0x00000000
#define DDRSS1_PHY_1224_DATA 0x00000000
#define DDRSS1_PHY_1225_DATA 0x00000000
#define DDRSS1_PHY_1226_DATA 0x00000000
#define DDRSS1_PHY_1227_DATA 0x00000000
#define DDRSS1_PHY_1228_DATA 0x00000000
#define DDRSS1_PHY_1229_DATA 0x00000000
#define DDRSS1_PHY_1230_DATA 0x00000000
#define DDRSS1_PHY_1231_DATA 0x00000000
#define DDRSS1_PHY_1232_DATA 0x00000000
#define DDRSS1_PHY_1233_DATA 0x00000000
#define DDRSS1_PHY_1234_DATA 0x00000000
#define DDRSS1_PHY_1235_DATA 0x00000000
#define DDRSS1_PHY_1236_DATA 0x00000000
#define DDRSS1_PHY_1237_DATA 0x00000000
#define DDRSS1_PHY_1238_DATA 0x00000000
#define DDRSS1_PHY_1239_DATA 0x00000000
#define DDRSS1_PHY_1240_DATA 0x00000000
#define DDRSS1_PHY_1241_DATA 0x00000000
#define DDRSS1_PHY_1242_DATA 0x00000000
#define DDRSS1_PHY_1243_DATA 0x00000000
#define DDRSS1_PHY_1244_DATA 0x00000000
#define DDRSS1_PHY_1245_DATA 0x00000000
#define DDRSS1_PHY_1246_DATA 0x00000000
#define DDRSS1_PHY_1247_DATA 0x00000000
#define DDRSS1_PHY_1248_DATA 0x00000000
#define DDRSS1_PHY_1249_DATA 0x00000000
#define DDRSS1_PHY_1250_DATA 0x00000000
#define DDRSS1_PHY_1251_DATA 0x00000000
#define DDRSS1_PHY_1252_DATA 0x00000000
#define DDRSS1_PHY_1253_DATA 0x00000000
#define DDRSS1_PHY_1254_DATA 0x00000000
#define DDRSS1_PHY_1255_DATA 0x00000000
#define DDRSS1_PHY_1256_DATA 0x00000000
#define DDRSS1_PHY_1257_DATA 0x00000000
#define DDRSS1_PHY_1258_DATA 0x00000000
#define DDRSS1_PHY_1259_DATA 0x00000000
#define DDRSS1_PHY_1260_DATA 0x00000000
#define DDRSS1_PHY_1261_DATA 0x00000000
#define DDRSS1_PHY_1262_DATA 0x00000000
#define DDRSS1_PHY_1263_DATA 0x00000000
#define DDRSS1_PHY_1264_DATA 0x00000000
#define DDRSS1_PHY_1265_DATA 0x00000000
#define DDRSS1_PHY_1266_DATA 0x00000000
#define DDRSS1_PHY_1267_DATA 0x00000000
#define DDRSS1_PHY_1268_DATA 0x00000000
#define DDRSS1_PHY_1269_DATA 0x00000000
#define DDRSS1_PHY_1270_DATA 0x00000000
#define DDRSS1_PHY_1271_DATA 0x00000000
#define DDRSS1_PHY_1272_DATA 0x00000000
#define DDRSS1_PHY_1273_DATA 0x00000000
#define DDRSS1_PHY_1274_DATA 0x00000000
#define DDRSS1_PHY_1275_DATA 0x00000000
#define DDRSS1_PHY_1276_DATA 0x00000000
#define DDRSS1_PHY_1277_DATA 0x00000000
#define DDRSS1_PHY_1278_DATA 0x00000000
#define DDRSS1_PHY_1279_DATA 0x00000000
#define DDRSS1_PHY_1280_DATA 0x00000000
#define DDRSS1_PHY_1281_DATA 0x00010100
#define DDRSS1_PHY_1282_DATA 0x00000000
#define DDRSS1_PHY_1283_DATA 0x00000000
#define DDRSS1_PHY_1284_DATA 0x00050000
#define DDRSS1_PHY_1285_DATA 0x04000000
#define DDRSS1_PHY_1286_DATA 0x00000055
#define DDRSS1_PHY_1287_DATA 0x00000000
#define DDRSS1_PHY_1288_DATA 0x00000000
#define DDRSS1_PHY_1289_DATA 0x00000000
#define DDRSS1_PHY_1290_DATA 0x00000000
#define DDRSS1_PHY_1291_DATA 0x00002001
#define DDRSS1_PHY_1292_DATA 0x0000400F
#define DDRSS1_PHY_1293_DATA 0x50020028
#define DDRSS1_PHY_1294_DATA 0x01010000
#define DDRSS1_PHY_1295_DATA 0x80080001
#define DDRSS1_PHY_1296_DATA 0x10200000
#define DDRSS1_PHY_1297_DATA 0x00000008
#define DDRSS1_PHY_1298_DATA 0x00000000
#define DDRSS1_PHY_1299_DATA 0x01090E00
#define DDRSS1_PHY_1300_DATA 0x00040101
#define DDRSS1_PHY_1301_DATA 0x0000010F
#define DDRSS1_PHY_1302_DATA 0x00000000
#define DDRSS1_PHY_1303_DATA 0x0000FFFF
#define DDRSS1_PHY_1304_DATA 0x00000000
#define DDRSS1_PHY_1305_DATA 0x01010000
#define DDRSS1_PHY_1306_DATA 0x01080402
#define DDRSS1_PHY_1307_DATA 0x01200F02
#define DDRSS1_PHY_1308_DATA 0x00194280
#define DDRSS1_PHY_1309_DATA 0x00000004
#define DDRSS1_PHY_1310_DATA 0x00052000
#define DDRSS1_PHY_1311_DATA 0x00000000
#define DDRSS1_PHY_1312_DATA 0x00000000
#define DDRSS1_PHY_1313_DATA 0x00000000
#define DDRSS1_PHY_1314_DATA 0x00000000
#define DDRSS1_PHY_1315_DATA 0x00000000
#define DDRSS1_PHY_1316_DATA 0x00000000
#define DDRSS1_PHY_1317_DATA 0x01000000
#define DDRSS1_PHY_1318_DATA 0x00000705
#define DDRSS1_PHY_1319_DATA 0x00000054
#define DDRSS1_PHY_1320_DATA 0x00030820
#define DDRSS1_PHY_1321_DATA 0x00010820
#define DDRSS1_PHY_1322_DATA 0x00010820
#define DDRSS1_PHY_1323_DATA 0x00010820
#define DDRSS1_PHY_1324_DATA 0x00010820
#define DDRSS1_PHY_1325_DATA 0x00010820
#define DDRSS1_PHY_1326_DATA 0x00010820
#define DDRSS1_PHY_1327_DATA 0x00010820
#define DDRSS1_PHY_1328_DATA 0x00010820
#define DDRSS1_PHY_1329_DATA 0x00000000
#define DDRSS1_PHY_1330_DATA 0x00000074
#define DDRSS1_PHY_1331_DATA 0x00000400
#define DDRSS1_PHY_1332_DATA 0x00000108
#define DDRSS1_PHY_1333_DATA 0x00000000
#define DDRSS1_PHY_1334_DATA 0x00000000
#define DDRSS1_PHY_1335_DATA 0x00000000
#define DDRSS1_PHY_1336_DATA 0x00000000
#define DDRSS1_PHY_1337_DATA 0x00000000
#define DDRSS1_PHY_1338_DATA 0x03000000
#define DDRSS1_PHY_1339_DATA 0x00000000
#define DDRSS1_PHY_1340_DATA 0x00000000
#define DDRSS1_PHY_1341_DATA 0x00000000
#define DDRSS1_PHY_1342_DATA 0x04102006
#define DDRSS1_PHY_1343_DATA 0x00041020
#define DDRSS1_PHY_1344_DATA 0x01C98C98
#define DDRSS1_PHY_1345_DATA 0x3F400000
#define DDRSS1_PHY_1346_DATA 0x3F3F1F3F
#define DDRSS1_PHY_1347_DATA 0x0000001F
#define DDRSS1_PHY_1348_DATA 0x00000000
#define DDRSS1_PHY_1349_DATA 0x00000000
#define DDRSS1_PHY_1350_DATA 0x00000000
#define DDRSS1_PHY_1351_DATA 0x00010000
#define DDRSS1_PHY_1352_DATA 0x00000000
#define DDRSS1_PHY_1353_DATA 0x00000000
#define DDRSS1_PHY_1354_DATA 0x00000000
#define DDRSS1_PHY_1355_DATA 0x00000000
#define DDRSS1_PHY_1356_DATA 0x76543210
#define DDRSS1_PHY_1357_DATA 0x00010198
#define DDRSS1_PHY_1358_DATA 0x00000000
#define DDRSS1_PHY_1359_DATA 0x00000000
#define DDRSS1_PHY_1360_DATA 0x00000000
#define DDRSS1_PHY_1361_DATA 0x00040700
#define DDRSS1_PHY_1362_DATA 0x00000000
#define DDRSS1_PHY_1363_DATA 0x00000000
#define DDRSS1_PHY_1364_DATA 0x00000000
#define DDRSS1_PHY_1365_DATA 0x00000000
#define DDRSS1_PHY_1366_DATA 0x00000000
#define DDRSS1_PHY_1367_DATA 0x00000002
#define DDRSS1_PHY_1368_DATA 0x00000000
#define DDRSS1_PHY_1369_DATA 0x00000000
#define DDRSS1_PHY_1370_DATA 0x00000000
#define DDRSS1_PHY_1371_DATA 0x00000000
#define DDRSS1_PHY_1372_DATA 0x00000000
#define DDRSS1_PHY_1373_DATA 0x00000000
#define DDRSS1_PHY_1374_DATA 0x00080000
#define DDRSS1_PHY_1375_DATA 0x000007FF
#define DDRSS1_PHY_1376_DATA 0x00000000
#define DDRSS1_PHY_1377_DATA 0x00000000
#define DDRSS1_PHY_1378_DATA 0x00000000
#define DDRSS1_PHY_1379_DATA 0x00000000
#define DDRSS1_PHY_1380_DATA 0x00000000
#define DDRSS1_PHY_1381_DATA 0x00000000
#define DDRSS1_PHY_1382_DATA 0x000FFFFF
#define DDRSS1_PHY_1383_DATA 0x000FFFFF
#define DDRSS1_PHY_1384_DATA 0x0000FFFF
#define DDRSS1_PHY_1385_DATA 0xFFFFFFF0
#define DDRSS1_PHY_1386_DATA 0x030FFFFF
#define DDRSS1_PHY_1387_DATA 0x01FFFFFF
#define DDRSS1_PHY_1388_DATA 0x0000FFFF
#define DDRSS1_PHY_1389_DATA 0x00000000
#define DDRSS1_PHY_1390_DATA 0x00000000
#define DDRSS1_PHY_1391_DATA 0x00000000
#define DDRSS1_PHY_1392_DATA 0x00000000
#define DDRSS1_PHY_1393_DATA 0x0001F7C0
#define DDRSS1_PHY_1394_DATA 0x00000003
#define DDRSS1_PHY_1395_DATA 0x00000000
#define DDRSS1_PHY_1396_DATA 0x00001142
#define DDRSS1_PHY_1397_DATA 0x010207AB
#define DDRSS1_PHY_1398_DATA 0x01000080
#define DDRSS1_PHY_1399_DATA 0x03900390
#define DDRSS1_PHY_1400_DATA 0x03900390
#define DDRSS1_PHY_1401_DATA 0x00000390
#define DDRSS1_PHY_1402_DATA 0x00000390
#define DDRSS1_PHY_1403_DATA 0x00000390
#define DDRSS1_PHY_1404_DATA 0x00000390
#define DDRSS1_PHY_1405_DATA 0x00000005
#define DDRSS1_PHY_1406_DATA 0x01813FCC
#define DDRSS1_PHY_1407_DATA 0x000000CC
#define DDRSS1_PHY_1408_DATA 0x0C000DFF
#define DDRSS1_PHY_1409_DATA 0x30000DFF
#define DDRSS1_PHY_1410_DATA 0x3F0DFF11
#define DDRSS1_PHY_1411_DATA 0x000100F0
#define DDRSS1_PHY_1412_DATA 0x780DFFCC
#define DDRSS1_PHY_1413_DATA 0x00007E31
#define DDRSS1_PHY_1414_DATA 0x000CBF11
#define DDRSS1_PHY_1415_DATA 0x01990010
#define DDRSS1_PHY_1416_DATA 0x000CBF11
#define DDRSS1_PHY_1417_DATA 0x01990010
#define DDRSS1_PHY_1418_DATA 0x3F0DFF11
#define DDRSS1_PHY_1419_DATA 0x00EF00F0
#define DDRSS1_PHY_1420_DATA 0x3F0DFF11
#define DDRSS1_PHY_1421_DATA 0x01FF00F0
#define DDRSS1_PHY_1422_DATA 0x20040006