summaryrefslogtreecommitdiff
path: root/drivers/ddr
Commit message (Expand)AuthorAgeFilesLines
* drivers: use devfdt_get_addr_index_ptr when cast to pointerJohan Jonker2023-05-061-2/+2
* ddr: marvell: a38x: Perform DDR training sequence again for 2nd bootTony Dinh2023-04-131-7/+0
* ddr: imx: Update the ddr init flow on imx8ulpJacky Bai2023-03-291-12/+43
* ddr: imx8ulp: Change DRAM timing save area to 0x20055000Ye Li2023-03-291-1/+1
* ddr: marvell: a38x: Remove unused file seq_exec.hPali Rohár2023-03-242-65/+0
* ddr: imx: Handle both 3733 and 3732 MTps ratesMarek Vasut2023-01-301-0/+1
* ddr: marvell: a38x: Add support for DDR4 from Marvell mv-ddr-marvell repositoryTony Dinh2023-01-2627-0/+5991
* global: Finish CONFIG -> CFG migrationTom Rini2023-01-202-8/+8
* global: Migrate CONFIG_MAX_MEM_MAPPED to CFGTom Rini2022-12-231-3/+3
* global: Remove undef CONFIG_... for unused valuesTom Rini2022-12-231-2/+0
* ddr: fsl: Remove CONFIG_MEM_INIT_VALUETom Rini2022-12-222-16/+3
* Convert CONFIG_SPD_EEPROM to KconfigTom Rini2022-12-051-0/+8
* global: Move remaining CONFIG_SYS_* to CFG_SYS_*Tom Rini2022-12-051-2/+2
* global: Move remaining CONFIG_SYS_SDRAM_* to CFG_SYS_SDRAM_*Tom Rini2022-12-055-6/+6
* global: Migrate CONFIG_SYS_FSL* symbols to the CFG_SYS namespaceTom Rini2022-11-109-39/+39
* global: Migrate CONFIG_SYS_MPC8* symbols to the CFG_SYS namespaceTom Rini2022-11-102-2/+2
* treewide: Remove the unnecessary space before semicolonBin Meng2022-11-021-1/+1
* imx8m: fix reading of DDR4 MR registers [again]Rasmus Villemoes2022-10-241-1/+7
* ddr: fsl: Fix re-align of verbose DRAM information for non-SPL buildsPali Rohár2022-09-231-0/+3
* ddr: fsl: Allow to detect 4 GB DDR modules in 32-bit modePali Rohár2022-09-231-4/+10
* ddr: fsl: Fix fsl_ddr_sdram_size() for 4GB modules with 32-bit phys_size_tPali Rohár2022-09-231-0/+4
* ddr: fsl: Fix checking for maximal mappable memoryPali Rohár2022-09-231-5/+14
* Merge branch 'master' into nextTom Rini2022-09-194-374/+5
|\
| * imx8m: ddrphy_utils: Remove unused fileMarek Vasut2022-09-181-369/+0
| * ddr: fsl: Make bank_addr_bits reflect actual bitsSean Anderson2022-09-062-2/+2
| * ddr: fsl: Reduce the size of interactive optionsSean Anderson2022-09-061-3/+3
* | cyclic: Use schedule() instead of WATCHDOG_RESET()Stefan Roese2022-09-183-5/+5
|/
* Convert CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS et al to KconfigTom Rini2022-08-121-0/+7
* common: Drop display_options.h from common headerSimon Glass2022-08-101-0/+1
* Convert CONFIG_SYS_FSL_DDR_INTLV_256B to KconfigTom Rini2022-08-041-0/+7
* ddr: imx8m: helper: load ddr firmware according to binman symbolsPeng Fan2022-07-261-6/+41
* ddr: imx9: enable Performance monitor counterYe Li2022-07-262-0/+10
* ddr: imx: Add i.MX9 DDR controller driverYe Li2022-07-2613-23/+946
* Convert CONFIG_SYS_DDR_RAW_TIMING to KconfigTom Rini2022-07-051-0/+7
* Convert CONFIG_SYS_SPD_BUS_NUM to KconfigTom Rini2022-07-051-0/+5
* nxp: Cleanup some emulator related options.Tom Rini2022-07-051-0/+6
* Merge branch 'master' into nextTom Rini2022-06-204-7/+8
|\
| * ddr: altera: soc64: Integer fix overflow that caused DDR size mismatchedDinesh Maniyam2022-06-171-2/+3
| * ddr: altera: Stratix10: Use phys_size_t for memory sizeTien Fong Chee2022-06-161-2/+2
| * ddr: altera: Ignore bit[7-4] for both seq2core & core2seq handshake in HPSTien Fong Chee2022-06-161-1/+1
| * intel: n5x: ddr: update licenseTien Fong Chee2022-06-151-2/+2
* | Convert CONFIG_SPL_COMMON_INIT_DDR to KconfigTom Rini2022-06-061-0/+14
|/
* imx8m: fix reading of DDR4 MR registersRasmus Villemoes2022-05-201-2/+7
* ddr: fsl: Allow to compile it without env supportPali Rohár2022-04-261-0/+4
* imx8m: ddrphy_utils: Add 3732 MT/s modeMarek Vasut2022-04-121-0/+4
* Convert CONFIG_DIMM_SLOTS_PER_CTLR to KconfigTom Rini2022-04-081-0/+4
* db-mv784mp-gp: Rename CONFIG_DB_784MP_GP to CONFIG_TARGET_DB_MV784MP_GPTom Rini2022-04-012-2/+2
* Convert CONFIG_CHIP_SELECTS_PER_CTRL to KconfigTom Rini2022-03-031-0/+4
* ddr: marvell: a38x: fix BYTE_HOMOGENEOUS_SPLIT_OUT decisionMarek Behún2022-02-171-2/+4
* imx8ulp: ddr: Fix DDR frequency request issueYe Li2022-02-051-3/+7
View Lorry Controller Status