summaryrefslogtreecommitdiff
path: root/drivers/clk/rockchip
Commit message (Expand)AuthorAgeFilesLines
* clk: rockchip: rk3588: add hardcoded assigned clocks valuesEugen Hristev2023-05-091-0/+22
* clk: rockchip: correct trivial typo in debug messageEugen Hristev2023-05-0913-16/+16
* clk: rockchip: rk3588: Add limited TMCLK_EMMC clock supportJonas Karlman2023-04-211-0/+2
* clk: rockchip: rk3568: Add dummy I2S1_MCLKOUT_TX clock supportJonas Karlman2023-04-211-0/+2
* rockchip: rk3588: Add support for sdmmc clocks in SPLJonas Karlman2023-04-211-0/+125
* clk: rockchip: clk_rk3288: add PCLK_RKPWMJohan Jonker2023-04-211-0/+1
* clk: rockchip: rk3568: add stubs for CLK_PCIEPHY_REF clocksVasily Khoruzhick2023-03-191-0/+3
* clk: rockchip: rk3588: Fix clk_aux16m in clock driverJonas Karlman2023-03-191-2/+2
* clk: rockchip: rk3568: Fix reset handlerPeter Geis2023-03-191-0/+2
* clk: rockchip: rk3568: add more supported clk rates for sdmmc and emmcVasily Khoruzhick2023-02-281-0/+3
* clk: rockchip: pll: Add pll_rk3588 type for rk3588Jagan Teki2023-02-281-3/+264
* clk: rockchip: Add rk3588 clk supportJagan Teki2023-02-282-0/+1997
* clk: rockchip: Add rv1126 clk supportJagan Teki2023-01-162-0/+1890
* rockchip: clk: add watchdog clock to px30_clk_enableQuentin Schulz2023-01-161-0/+3
* rockchip: rk3128-cru: sync the clock dt-binding header from LinuxJohan Jonker2022-12-191-4/+4
* Merge tag 'u-boot-rockchip-20221020' of https://source.denx.de/u-boot/custodi...Tom Rini2022-10-201-1/+1
|\
| * arm: rockchip: rk3399: Program PLL clock for DDR at 50 MHz in documented rangeXavier Drudis Ferran2022-10-191-1/+1
* | rockchip: clk: pll: Fix constant typoMichal Suchanek2022-10-191-3/+3
|/
* clk: rockchip: rk3399: Fix Unknown clock 77 on mmc@fe310000Michal Suchanek2022-09-041-23/+43
* rockchip: rk3066: add clock driver for rk3066 socPaweł Jarosz2022-04-182-0/+718
* rockchip: clk: add clocks to px30_clk_enableChris Morgan2022-04-181-0/+3
* clk: rockchip: rk3568: update clksElaine Zhang2021-10-151-2/+9
* rockchip: px30: add support for setting cpll clockChris Morgan2021-10-151-0/+3
* WS cleanup: remove trailing empty linesWolfgang Denk2021-09-301-1/+0
* treewide: Try to avoid the preprocessor with OF_REALSimon Glass2021-09-254-20/+22
* treewide: Use OF_REAL instead of !OF_PLATDATASimon Glass2021-09-254-5/+5
* treewide: Simply conditions with the new OF_REALSimon Glass2021-09-255-7/+7
* mmc: Rename MMC_SUPPORT to MMCSimon Glass2021-09-041-3/+3
* rockchip: px30: Support configure SFCJon Lin2021-08-121-0/+32
* rockchip: rk3568: add clock driverElaine Zhang2021-06-182-0/+2960
* clk: Allow force setting clock defaults before relocationSean Anderson2021-06-171-1/+1
* common: Drop asm/global_data.h from common headerWIP/2021-02-02-drop-asm_global_data-when-unusedSimon Glass2021-02-025-0/+5
* dm: Use access methods for dev/uclass private dataSimon Glass2021-01-0511-11/+20
* dm: treewide: Rename ofdata_to_platdata() to of_to_plat()Simon Glass2020-12-1311-26/+26
* dm: treewide: Rename dev_get_platdata() to dev_get_plat()Simon Glass2020-12-134-5/+5
* dm: treewide: Rename 'platdata' variables to just 'plat'Simon Glass2020-12-134-5/+5
* dm: treewide: Rename auto_alloc_size members to be shorterSimon Glass2020-12-1311-18/+18
* rockchip: rk3399: Init clocks in U-Boot proper if SPL was not runAlper Nebi Yasak2020-11-131-6/+16
* Merge tag 'u-boot-rockchip-20201031' of https://gitlab.denx.de/u-boot/custodi...WIP/30Oct2020Tom Rini2020-10-301-0/+20
|\
| * clk: rockchip: rk3399: implement getting wdt/alive clocksJack Mitchell2020-10-301-0/+20
* | treewide: Fix wrong CONFIG_IS_ENABLED() handlingAlper Nebi Yasak2020-10-141-1/+1
|/
* drivers: clk: rockchip: clk_rk3328: Add SPI supportJohannes Krottmayer2020-07-221-0/+31
* rockchip: clk: rk3188: change APLL to safe 600MHzAlexander Kochetkov2020-06-271-1/+2
* clk: rk3399: Enable/Disable TCPHY clocksJagan Teki2020-05-291-0/+24
* clk: rk3399: Set empty for TCPHY assigned-clocksJagan Teki2020-05-291-0/+2
* clk: rk3399: Enable/Disable the USB2PHY clkJagan Teki2020-05-291-0/+12
* clk: rk3399: Fix eMMC get_clk reg offsetJagan Teki2020-05-291-1/+1
* clk: rk3399: Enable/Disable the PCIEPHY clkJagan Teki2020-05-221-0/+6
* clk: rk3399: Add enable/disable clksJagan Teki2020-05-221-0/+148
* common: Drop linux/bitops.h from common headerWIP/2020-05-18-reduce-size-of-common.hSimon Glass2020-05-186-0/+6
View Lorry Controller Status