summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/intel_common/Makefile
Commit message (Expand)AuthorAgeFilesLines
* x86: coreboot: Allow building an SPL imageSimon Glass2020-05-041-0/+2
* x86: Move P2SB from Apollo Lake to a more generic locationWolfgang Wallner2020-02-071-0/+1
* x86: itss: Add a Kconfig option to enable/disable ITSS driverWolfgang Wallner2020-02-041-3/+1
* x86: Move itss.c from Apollo Lake to a more generic locationWolfgang Wallner2020-02-041-0/+3
* x86: Add low-power subsystem (lpss) supportSimon Glass2019-12-151-0/+1
* x86: Add support for newer CAR schemesSimon Glass2019-12-151-0/+8
* x86: spi: Add helper functions for Intel Fast SPISimon Glass2019-12-151-0/+1
* x86: Support TPL in Intel common codeSimon Glass2019-05-081-3/+6
* x86: Add common Intel code for SPLSimon Glass2019-05-081-0/+6
* x86: Allow 16-bit init to be in TPLSimon Glass2019-05-081-1/+1
* x86: Rename efi-x86 target to efi-x86_appBin Meng2018-06-171-1/+1
* SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini2018-05-071-3/+1
* x86: Use X86_32BIT_INIT instead of X86_RESET_VECTORSimon Glass2017-02-061-4/+6
* x86: Add common SDRAM-init codeSimon Glass2016-03-171-0/+1
* x86: Move common PCH code into a common placeSimon Glass2016-03-171-0/+1
* x86: Move Intel Management Engine code to a common placeSimon Glass2016-03-171-0/+2
* x86: Move common CPU code to its own placeSimon Glass2016-03-171-0/+1
* x86: Move common LPC code to its own placeSimon Glass2016-03-171-0/+1
* x86: Move microcode code to a common locationSimon Glass2016-03-171-0/+3
* x86: Move cache-as-RAM code into a common locationSimon Glass2016-03-171-0/+7
View Lorry Controller Status