diff options
| author | Ye Li <ye.li@nxp.com> | 2021-10-29 09:46:25 +0800 |
|---|---|---|
| committer | Stefano Babic <sbabic@denx.de> | 2022-02-05 13:38:39 +0100 |
| commit | 9c7fbebe5dd5d9daa9160b778432daef2a13f47f (patch) | |
| tree | edd9562a582ebb6ea3a1cd4491e4887edd208114 /board/freescale/imx8ulp_evk | |
| parent | 112b4cac9d9bd986a5c0e267193dff3e46bab68a (diff) | |
| download | u-boot-9c7fbebe5dd5d9daa9160b778432daef2a13f47f.tar.gz | |
imx8ulp: Workaround LPOSC_TRIM fuse load issue
8ULP ROM should read the LPOSC trim BIAS fuse to fill the CGC0
LPOSCCTRL[7:0], but it writes a fixed value on A0.1 revision.
A0.2 will fix the issue in ROM. But A0.1 we have to workaround
it in SPL by setting LPOSCCTRL BIASCURRENT again.
Reviewed-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Diffstat (limited to 'board/freescale/imx8ulp_evk')
| -rw-r--r-- | board/freescale/imx8ulp_evk/spl.c | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/board/freescale/imx8ulp_evk/spl.c b/board/freescale/imx8ulp_evk/spl.c index 42f8e262b6..c17d5eff7d 100644 --- a/board/freescale/imx8ulp_evk/spl.c +++ b/board/freescale/imx8ulp_evk/spl.c @@ -77,6 +77,12 @@ void spl_board_init(void) /* After AP set iomuxc0, the i2c can't work, Need M33 to set it now */ + /* Load the lposc fuse for single boot to work around ROM issue, + * The fuse depends on S400 to read. + */ + if (is_soc_rev(CHIP_REV_1_0) && get_boot_mode() == SINGLE_BOOT) + load_lposc_fuse(); + upower_init(); power_init_board(); |