diff options
author | Radu Bacrau <radu.bacrau@intel.com> | 2022-07-27 19:35:44 -0500 |
---|---|---|
committer | Lokanathan, Raaj <raaj.lokanathan@intel.com> | 2022-10-11 14:41:49 +0800 |
commit | 32896501874cd38b28aefe98d156e1779a2a2857 (patch) | |
tree | db73d1b5c4919082eb9a7e2df9f578cf319cd9ea | |
parent | c821f4ff9e96466c5496d27a4a0ec1cced72c06a (diff) | |
download | u-boot-socfpga-32896501874cd38b28aefe98d156e1779a2a2857.tar.gz |
HSD #14016896875: rsu: fix cpb header
Updated the image pointer offset in newly created empty cpbs
to be 32 instead of 24, same as for new images.
Signed-off-by: Radu Bacrau <radu.bacrau@intel.com>
-rw-r--r-- | arch/arm/mach-socfpga/rsu_ll_qspi.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-socfpga/rsu_ll_qspi.c b/arch/arm/mach-socfpga/rsu_ll_qspi.c index ada9e0858b..f0559741e5 100644 --- a/arch/arm/mach-socfpga/rsu_ll_qspi.c +++ b/arch/arm/mach-socfpga/rsu_ll_qspi.c @@ -49,7 +49,7 @@ #define CPB_SIZE SZ_4K #define SPT_SIZE SZ_4K -#define CPB_IMAGE_PTR_OFFSET 24 +#define CPB_IMAGE_PTR_OFFSET 32 #define CPB_IMAGE_PTR_NSLOTS 508 #define SPT_CHECKSUM_OFFSET 0x0C |