| Commit message (Expand) | Author | Age | Files | Lines |
* | BR3064376: ndisasm crash | Cyrill Gorcunov | 2010-09-15 | 1 | -1/+1 |
* | ndisasm: handle VEX.LIG | H. Peter Anvin | 2010-08-19 | 1 | -1/+1 |
* | ndisasm: unify VEX handling | H. Peter Anvin | 2010-08-19 | 1 | -34/+6 |
* | ndisasm: fix handing of byte codes 250-253, 324 | H. Peter Anvin | 2010-08-16 | 1 | -2/+12 |
* | assemble: handle vex.lig | H. Peter Anvin | 2010-08-16 | 1 | -5/+7 |
* | continue using is_class helper | Cyrill Gorcunov | 2009-10-18 | 1 | -2/+2 |
* | opflags: more int32_t -> opflags_t conversions | H. Peter Anvin | 2009-10-13 | 1 | -1/+1 |
* | disasm.c: eatbyte -- use snprintf to prevent potential buffer overflow | Cyrill Gorcunov | 2009-08-09 | 1 | -1/+1 |
* | NASM: relicense under the 2-clause BSD license | H. Peter Anvin | 2009-07-06 | 1 | -12/+0 |
* | Add copyright headers to the *.c/*.h files in the main directory | H. Peter Anvin | 2009-06-28 | 1 | -6/+45 |
* | ndisasm: fix disassembly of JRCXZ | H. Peter Anvin | 2009-06-26 | 1 | -1/+1 |
* | Add support for instructions which always use low 8-bit registers | H. Peter Anvin | 2009-06-24 | 1 | -2/+6 |
* | Add symbolic constants for REX_V "classes" (VEX, XOP, ...) | H. Peter Anvin | 2009-05-08 | 1 | -4/+4 |
* | Use lower case for VEX and XOP in instructions table | H. Peter Anvin | 2009-05-03 | 1 | -2/+2 |
* | Infrastructure support for AMD's new XOP prefix | H. Peter Anvin | 2009-05-03 | 1 | -1/+24 |
* | disasm: fix reversed REP vs REPNE in eatbyte() | H. Peter Anvin | 2009-03-19 | 1 | -2/+2 |
* | disasm: when no instruction is found, consider a naked prefix | H. Peter Anvin | 2009-03-18 | 1 | -2/+80 |
* | BR 2592476: Treat WAIT as a prefix even though it's really an instruction | H. Peter Anvin | 2009-02-21 | 1 | -35/+20 |
* | disasm: introduce opy | H. Peter Anvin | 2008-10-25 | 1 | -3/+4 |
* | disasm: extension byte support in the disassembler | H. Peter Anvin | 2008-10-23 | 1 | -12/+20 |
* | Add extension bytecodes to support operands 4+ | H. Peter Anvin | 2008-10-23 | 1 | -0/+1 |
* | disasm: collapse all the segment register push/pop bytecodes | H. Peter Anvin | 2008-10-09 | 1 | -59/+2 |
* | Reshuffle and move the bytecodes for segment register push/pop | H. Peter Anvin | 2008-10-08 | 1 | -61/+61 |
* | New opcode for 32->64 bit sign-extended immediate with warning | H. Peter Anvin | 2008-10-07 | 1 | -0/+1 |
* | New opcodes to deal with 8-bit immediate sign extended to opsize | H. Peter Anvin | 2008-10-06 | 1 | -0/+1 |
* | BR 2029829: Accept VIA XCRYPT instructions with or without REP | H. Peter Anvin | 2008-08-28 | 1 | -0/+4 |
* | BR 2062342: ndisasm: r12 *can* be an index register | H. Peter Anvin | 2008-08-20 | 1 | -2/+2 |
* | BR 2028910: fix decoding of VEX prefixes in 16- and 32-bit mode | H. Peter Anvin | 2008-07-30 | 1 | -16/+17 |
* | ndisasm: the high bit of is4 bytes is ignored in 32-bit mode | H. Peter Anvin | 2008-05-26 | 1 | -3/+4 |
* | Add tokens vex.ww and vex.wx; vex.wx is the default | H. Peter Anvin | 2008-05-22 | 1 | -2/+6 |
* | insnsn.c: cleaner to *not* separate out conditional instructions | H. Peter Anvin | 2008-05-21 | 1 | -5/+4 |
* | Disassembler: select table based on VEX prefixes | H. Peter Anvin | 2008-05-21 | 1 | -1/+14 |
* | Fix display for fixed xmm0/ymm0, SSE redundant prefixes | H. Peter Anvin | 2008-05-21 | 1 | -0/+7 |
* | VEX prefixes apply to VEX instructions only... | H. Peter Anvin | 2008-05-20 | 1 | -0/+6 |
* | Handle is4 bytes without meaningful information in the bottom bits | H. Peter Anvin | 2008-05-20 | 1 | -0/+10 |
* | ndisasm: simple compare for conditional opcodes, no loop | H. Peter Anvin | 2008-05-20 | 1 | -12/+9 |
* | Avoid #including .c files; instead compile as separate units | H. Peter Anvin | 2008-05-20 | 1 | -46/+40 |
* | Add DY, YWORD, and the SY instruction flag | H. Peter Anvin | 2008-05-20 | 1 | -0/+3 |
* | Same some space by introducing shorthand byte codes for SSE prefixes | H. Peter Anvin | 2008-05-20 | 1 | -0/+20 |
* | Remove special hacks to avoid zero bytecodes | H. Peter Anvin | 2008-05-12 | 1 | -5/+0 |
* | Add support for register-number immediates with fixed 4-bit values | H. Peter Anvin | 2008-05-06 | 1 | -0/+13 |
* | Initial NDISASM support for AVX instructions/VEX prefixes | H. Peter Anvin | 2008-05-05 | 1 | -9/+121 |
* | First cut at AVX machinery. | H. Peter Anvin | 2008-05-04 | 1 | -0/+10 |
* | disasm: relative operands are signed, not unsigned | H. Peter Anvin | 2008-01-02 | 1 | -4/+7 |
* | regularized spelling of license to match name of LICENSE file | Beroset | 2007-12-29 | 1 | -1/+1 |
* | disasm: 32-bit index registers were displayed as 64 bits | H. Peter Anvin | 2007-12-26 | 1 | -1/+1 |
* | BR 1834292: Fix multiple disassembler bugs | H. Peter Anvin | 2007-11-18 | 1 | -4/+23 |
* | Address data is int64_t; simplify writing an address object | H. Peter Anvin | 2007-11-13 | 1 | -1/+1 |
* | ndisasm: factor out the common operand-extraction code | H. Peter Anvin | 2007-11-12 | 1 | -38/+41 |
* | Un-special-case "xchg rax,rax"; disassemble o64 | H. Peter Anvin | 2007-11-12 | 1 | -5/+30 |