summaryrefslogtreecommitdiff
path: root/assemble.c
Commit message (Expand)AuthorAgeFilesLines
* Introduce %depend and %pathsearch, and make incbin a macroH. Peter Anvin2008-05-301-45/+7
* Add tokens vex.ww and vex.wx; vex.wx is the defaultH. Peter Anvin2008-05-221-4/+7
* Handle is4 bytes without meaningful information in the bottom bitsH. Peter Anvin2008-05-201-2/+13
* No 32-byte floating point format: fix error for DYH. Peter Anvin2008-05-201-1/+2
* Avoid #including .c files; instead compile as separate unitsH. Peter Anvin2008-05-201-17/+16
* Add DY, YWORD, and the SY instruction flagH. Peter Anvin2008-05-201-5/+22
* Same some space by introducing shorthand byte codes for SSE prefixesH. Peter Anvin2008-05-201-0/+27
* Remove special hacks to avoid zero bytecodesH. Peter Anvin2008-05-121-15/+2
* Generate a byte array instead of using strings for the byte codesH. Peter Anvin2008-05-121-7/+7
* Add support for register-number immediates with fixed 4-bit valuesH. Peter Anvin2008-05-061-0/+12
* The AVX R,X,B, and V fields (but not W) are inverted.H. Peter Anvin2008-05-041-4/+4
* First cut at AVX machinery.H. Peter Anvin2008-05-041-7/+112
* Correctly identify SBYTE in the optimizerH. Peter Anvin2008-04-041-60/+133
* BR 1880905: make sure we have enough zero-padding data for 'DO'H. Peter Anvin2008-01-271-1/+2
* BR 1864243: better warnings for out-of-range constantsH. Peter Anvin2008-01-081-4/+9
* regularized spelling of license to match name of LICENSE fileBeroset2007-12-291-1/+1
* BR 1834292: Fix multiple disassembler bugsH. Peter Anvin2007-11-181-8/+6
* Remove some vestiges of "native" RESW/RESD supportH. Peter Anvin2007-11-151-6/+2
* Address data is int64_t; simplify writing an address objectH. Peter Anvin2007-11-131-11/+6
* Fix disassembly of XCHGH. Peter Anvin2007-11-121-0/+15
* Don't combine type and size into a single argumentH. Peter Anvin2007-11-091-98/+86
* Upgrade RAA functions to hold 64-bit data.Charles Crayne2007-11-071-3/+3
* Pass 64-bit instruction lengths to back-ends.Charles Crayne2007-11-061-2/+2
* Prepare for 64-bit instruction lengthsCharles Crayne2007-11-061-15/+15
* Disambiguate error messagesCharles Crayne2007-11-051-4/+4
* Make warning limit valid for both i386 and x86_64Charles Crayne2007-11-041-1/+1
* Warn on out of bounds EA displacementsCharles Crayne2007-11-031-1/+3
* Move declarations before statementsH. Peter Anvin2007-11-011-1/+2
* Clean up the handing of operands in assemble.cH. Peter Anvin2007-10-291-81/+86
* Don't warn for segmented referencesH. Peter Anvin2007-10-291-2/+6
* Fix bogus flagging of effective addresses as invalidH. Peter Anvin2007-10-281-2/+2
* 64-bit addressing and prefix handling changesH. Peter Anvin2007-10-281-83/+155
* Formatting: kill off "stealth whitespace"H. Peter Anvin2007-10-191-36/+36
* Suppress a few signedness warningsCharles Crayne2007-10-181-1/+1
* Use the compiler-provided booleans if available, otherwise emulateH. Peter Anvin2007-10-101-9/+9
* Emit REX prefix before literal zero (\170)H. Peter Anvin2007-10-051-0/+1
* Portability fixesH. Peter Anvin2007-10-021-0/+2
* Unbreak relative references to immediate addressesH. Peter Anvin2007-09-281-4/+3
* assemble.c: clean up whitespaceH. Peter Anvin2007-09-251-1/+1
* Auto-generate 0x67 prefixes without the need for \30x codesH. Peter Anvin2007-09-221-55/+107
* Fix handling of DO; support unary + for floating-point numbersH. Peter Anvin2007-09-181-4/+9
* Implement "oword" (128 bits) as a first-class sizeH. Peter Anvin2007-09-181-0/+7
* Actually generate SSE5 instructionsH. Peter Anvin2007-09-171-4/+15
* Initial support for generating DREX suffixesH. Peter Anvin2007-09-171-2/+62
* Fix a few instances of missing renumbersH. Peter Anvin2007-09-171-2/+2
* Enable IF_AR3H. Peter Anvin2007-09-171-2/+0
* Initial support for four arguments per instructionH. Peter Anvin2007-09-171-93/+152
* Add (untested!) SSSE3, SSE4.1, SSE4.2 instructionsH. Peter Anvin2007-09-121-6/+11
* Use enumerations where practical to ease debuggingH. Peter Anvin2007-09-121-1/+6
* Handle instructions which can have both REX.W and OSPH. Peter Anvin2007-09-111-5/+17