summaryrefslogtreecommitdiff
path: root/src/amd/vulkan/si_cmd_buffer.c
Commit message (Expand)AuthorAgeFilesLines
* radv/gfx10: use L2 for DMA copy/fill operationsSamuel Pitoiset2019-07-251-0/+16
* radv: change a bunch of >= GFX9 to == GFX9Samuel Pitoiset2019-07-221-6/+6
* radv: reset the window scissor with no clear state.Dave Airlie2019-07-191-1/+1
* radv/gfx10: set the pgm rsrc3/4 regs using index sh reg setDave Airlie2019-07-181-18/+18
* radv: allow to select DST_SEL with RELEASE_MEMSamuel Pitoiset2019-07-161-2/+6
* radv: allow to emit PS_DONE/CS_DONE with RELEASE_MEMSamuel Pitoiset2019-07-161-1/+2
* radv: update LATE_ALLOC_VS.LIMITSamuel Pitoiset2019-07-161-18/+42
* radv/gfx10: init more registers in the graphics preambleSamuel Pitoiset2019-07-121-0/+9
* radv/gfx10: don't emit PFP packets on ME.Dave Airlie2019-07-081-2/+3
* radv/gfx10: implement NGG support (VS only)Samuel Pitoiset2019-07-071-0/+11
* radv/gfx10: disable CLEAR_STATESamuel Pitoiset2019-07-071-4/+0
* radv/gfx10: add gfx10_cs_emit_cache_flushSamuel Pitoiset2019-07-071-1/+174
* radv/gfx10: emit VGT_VERTEX_REUSE_BLOCK_CNTL during gfx initializationSamuel Pitoiset2019-07-071-0/+1
* radv/gfx10: update shader-related fields in si_emit_graphics()Samuel Pitoiset2019-07-071-0/+13
* radv/gfx10: implement si_emit_compute()Samuel Pitoiset2019-07-071-1/+5
* radv/gfx10: initialize GE_{MAX,MIN}_VTX_INDX/INDX_OFFSETSamuel Pitoiset2019-07-071-1/+5
* radv/gfx10: set PA_SC_TILE_STEERING_OVERRIDESamuel Pitoiset2019-07-071-0/+2
* radv/gfx10: set cache control registersSamuel Pitoiset2019-07-071-0/+21
* radv/gfx10: set MAX_ALLOC_COUNTSamuel Pitoiset2019-07-071-1/+13
* radv: rename and re-document cache flush flagsSamuel Pitoiset2019-06-251-12/+12
* radv: fix some compiler warningsRhys Perry2019-06-041-4/+4
* amd/common: use generated register headerNicolai Hähnle2019-06-031-1/+0
* amd/common: use SH{0,1}_CU_EN definitions only of COMPUTE_STATIC_THREAD_MGMT_SE0Nicolai Hähnle2019-06-031-5/+5
* radv: sync before resetting a pool if there is active pending queriesSamuel Pitoiset2019-05-291-0/+5
* radv: fix the sample max distance value for 8xSamuel Pitoiset2019-05-221-1/+1
* radv: emit correct centroid priority based on the number of samplesSamuel Pitoiset2019-05-221-3/+16
* radv: clean up the sample locations codebaseSamuel Pitoiset2019-05-221-94/+72
* radv: remove remaining code related to 16 samplesSamuel Pitoiset2019-05-221-50/+0
* ac: rename SI-CIK-VI to GFX6-GFX7-GFX8Marek Olšák2019-05-151-33/+33
* radv: set WD_SWITCH_ON_EOP=1 when drawing primitives from a stream output bufferSamuel Pitoiset2019-05-021-0/+7
* radv/winsys: Set winsys bo priority on creation.Bas Nieuwenhuizen2019-01-291-1/+2
* radv: Remove unused variable.Bas Nieuwenhuizen2019-01-271-1/+0
* radv: always pass the GFX9 fence data to si_cs_emit_cache_flush()Samuel Pitoiset2019-01-231-7/+2
* radv: compute the GFX9 fence VA at allocation timeSamuel Pitoiset2019-01-231-1/+1
* radv: remove old_fence parameter from si_cs_emit_write_event_eop()Samuel Pitoiset2019-01-231-5/+4
* radv: reset pending_reset_query when flushing cachesSamuel Pitoiset2018-12-051-0/+5
* radv: set optimal OVERWRITE_COMBINER_WATERMARK on GFX9Samuel Pitoiset2018-11-131-3/+0
* radv: make use of num_good_cu_per_sh in si_emit_graphics() tooSamuel Pitoiset2018-11-121-2/+1
* radv: replace si_emit_wait_fence() with radv_cp_wait_mem()Samuel Pitoiset2018-11-051-5/+9
* radv: add support for Raven2Samuel Pitoiset2018-11-011-0/+1
* radv: implement VK_EXT_transform_feedbackSamuel Pitoiset2018-10-291-0/+6
* radv: s/abs/fabsf/ for floatsEric Engestrom2018-10-231-4/+4
* radeonsi: save raster config in screen, add se_tile_repeatMarek Olšák2018-10-161-1/+1
* radv: do not sync CP DMA when copying buffersSamuel Pitoiset2018-09-281-0/+2
* radv: only emit ZPASS_DONE for timestamp queries on gfx queuesAndres Rodriguez2018-09-251-1/+1
* radv: emit the initial config only once in the preamblesSamuel Pitoiset2018-09-141-19/+5
* radv: improve a comment in si_emit_set_predication_state()Samuel Pitoiset2018-09-141-8/+6
* radv: Add VEGA20 support.Bas Nieuwenhuizen2018-09-031-0/+1
* radv: drop wrong initialization of COMPUTE_RESOURCE_LIMITSSamuel Pitoiset2018-08-151-3/+1
* radv: do not emit pipeline stats flushes on compute queueSamuel Pitoiset2018-07-271-1/+3
View Lorry Controller Status