summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEric Engestrom <eric.engestrom@intel.com>2019-07-29 15:11:13 +0100
committerKenneth Graunke <kenneth@whitecape.org>2019-07-29 13:35:42 -0700
commit8486dbb066e03ac2fa94ced63716ec2ce4bdfde8 (patch)
tree6b9cee96f5cdef77a7c70f3c080318b9875e8a39
parent5596038e2fd7451cb343ebab70bfa577bcd2b9c6 (diff)
downloadmesa-8486dbb066e03ac2fa94ced63716ec2ce4bdfde8.tar.gz
intel/mi: only resolve to a temp register if source isn't in memory
aka. fix a s/||/&&/ typo Fixes: 74063ee61aadd1371a9b ("intel/mi: Add a new gen_mi_store_if() helper.") Signed-off-by: Eric Engestrom <eric.engestrom@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
-rw-r--r--src/intel/common/gen_mi_builder.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/intel/common/gen_mi_builder.h b/src/intel/common/gen_mi_builder.h
index 3590acb7b62..dd7d87fc67a 100644
--- a/src/intel/common/gen_mi_builder.h
+++ b/src/intel/common/gen_mi_builder.h
@@ -526,7 +526,7 @@ gen_mi_store_if(struct gen_mi_builder *b,
assert(dst.type == GEN_MI_VALUE_TYPE_MEM64 ||
dst.type == GEN_MI_VALUE_TYPE_MEM32);
- if (src.type != GEN_MI_VALUE_TYPE_REG32 ||
+ if (src.type != GEN_MI_VALUE_TYPE_REG32 &&
src.type != GEN_MI_VALUE_TYPE_REG64) {
struct gen_mi_value tmp = gen_mi_new_gpr(b);
_gen_mi_copy_no_unref(b, tmp, src);