1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -passes=instcombine -S | FileCheck %s
define <4 x i32> @insert_known_idx(<4 x i32> %x) {
; CHECK-LABEL: @insert_known_idx(
; CHECK-NEXT: [[V1:%.*]] = and <4 x i32> [[X:%.*]], <i32 poison, i32 7, i32 7, i32 7>
; CHECK-NEXT: [[V2:%.*]] = insertelement <4 x i32> [[V1]], i32 6, i64 0
; CHECK-NEXT: ret <4 x i32> [[V2]]
;
%v1 = and <4 x i32> %x, <i32 7, i32 7, i32 7, i32 7>
%v2 = insertelement <4 x i32> %v1, i32 6, i32 0
%v3 = and <4 x i32> %v2, <i32 7, i32 7, i32 7, i32 7>
ret <4 x i32> %v3
}
define <4 x i32> @insert_unknown_idx(<4 x i32> %x, i32 %idx) {
; CHECK-LABEL: @insert_unknown_idx(
; CHECK-NEXT: [[V1:%.*]] = and <4 x i32> [[X:%.*]], <i32 7, i32 7, i32 7, i32 7>
; CHECK-NEXT: [[V2:%.*]] = insertelement <4 x i32> [[V1]], i32 6, i32 [[IDX:%.*]]
; CHECK-NEXT: [[V3:%.*]] = and <4 x i32> [[V2]], <i32 7, i32 7, i32 7, i32 7>
; CHECK-NEXT: ret <4 x i32> [[V3]]
;
%v1 = and <4 x i32> %x, <i32 7, i32 7, i32 7, i32 7>
%v2 = insertelement <4 x i32> %v1, i32 6, i32 %idx
%v3 = and <4 x i32> %v2, <i32 7, i32 7, i32 7, i32 7>
ret <4 x i32> %v3
}
|
