1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -target-abi ilp32f -mattr=+zfh < %s \
; RUN: | FileCheck --check-prefix=RV32IZFH %s
; RUN: llc -mtriple=riscv32 -target-abi ilp32d -mattr=+zfh,+d < %s \
; RUN: | FileCheck --check-prefix=RV32IDZFH %s
; RUN: llc -mtriple=riscv64 -target-abi lp64f -mattr=+zfh < %s \
; RUN: | FileCheck --check-prefix=RV64IZFH %s
; RUN: llc -mtriple=riscv64 -target-abi lp64d -mattr=+zfh,+d < %s \
; RUN: | FileCheck --check-prefix=RV64IDZFH %s
; RUN: llc -mtriple=riscv32 -target-abi ilp32 -mattr=+zhinx < %s \
; RUN: | FileCheck --check-prefix=RV32IZHINX %s
; RUN: llc -mtriple=riscv32 -target-abi ilp32 -mattr=+zhinx,+zdinx < %s \
; RUN: | FileCheck --check-prefix=RV32IZDINXZHINX %s
; RUN: llc -mtriple=riscv64 -target-abi lp64 -mattr=+zhinx < %s \
; RUN: | FileCheck --check-prefix=RV64IZHINX %s
; RUN: llc -mtriple=riscv64 -target-abi lp64 -mattr=+zhinx,+zdinx < %s \
; RUN: | FileCheck --check-prefix=RV64IZDINXZHINX %s
define half @f16_positive_zero(ptr %pf) nounwind {
; RV32IZFH-LABEL: f16_positive_zero:
; RV32IZFH: # %bb.0:
; RV32IZFH-NEXT: fmv.h.x fa0, zero
; RV32IZFH-NEXT: ret
;
; RV32IDZFH-LABEL: f16_positive_zero:
; RV32IDZFH: # %bb.0:
; RV32IDZFH-NEXT: fmv.h.x fa0, zero
; RV32IDZFH-NEXT: ret
;
; RV64IZFH-LABEL: f16_positive_zero:
; RV64IZFH: # %bb.0:
; RV64IZFH-NEXT: fmv.h.x fa0, zero
; RV64IZFH-NEXT: ret
;
; RV64IDZFH-LABEL: f16_positive_zero:
; RV64IDZFH: # %bb.0:
; RV64IDZFH-NEXT: fmv.h.x fa0, zero
; RV64IDZFH-NEXT: ret
;
; RV32IZHINX-LABEL: f16_positive_zero:
; RV32IZHINX: # %bb.0:
; RV32IZHINX-NEXT: li a0, 0
; RV32IZHINX-NEXT: ret
;
; RV32IZDINXZHINX-LABEL: f16_positive_zero:
; RV32IZDINXZHINX: # %bb.0:
; RV32IZDINXZHINX-NEXT: li a0, 0
; RV32IZDINXZHINX-NEXT: ret
;
; RV64IZHINX-LABEL: f16_positive_zero:
; RV64IZHINX: # %bb.0:
; RV64IZHINX-NEXT: li a0, 0
; RV64IZHINX-NEXT: ret
;
; RV64IZDINXZHINX-LABEL: f16_positive_zero:
; RV64IZDINXZHINX: # %bb.0:
; RV64IZDINXZHINX-NEXT: li a0, 0
; RV64IZDINXZHINX-NEXT: ret
ret half 0.0
}
define half @f16_negative_zero(ptr %pf) nounwind {
; RV32IZFH-LABEL: f16_negative_zero:
; RV32IZFH: # %bb.0:
; RV32IZFH-NEXT: lui a0, 1048568
; RV32IZFH-NEXT: fmv.h.x fa0, a0
; RV32IZFH-NEXT: ret
;
; RV32IDZFH-LABEL: f16_negative_zero:
; RV32IDZFH: # %bb.0:
; RV32IDZFH-NEXT: lui a0, 1048568
; RV32IDZFH-NEXT: fmv.h.x fa0, a0
; RV32IDZFH-NEXT: ret
;
; RV64IZFH-LABEL: f16_negative_zero:
; RV64IZFH: # %bb.0:
; RV64IZFH-NEXT: lui a0, 1048568
; RV64IZFH-NEXT: fmv.h.x fa0, a0
; RV64IZFH-NEXT: ret
;
; RV64IDZFH-LABEL: f16_negative_zero:
; RV64IDZFH: # %bb.0:
; RV64IDZFH-NEXT: lui a0, 1048568
; RV64IDZFH-NEXT: fmv.h.x fa0, a0
; RV64IDZFH-NEXT: ret
;
; RV32IZHINX-LABEL: f16_negative_zero:
; RV32IZHINX: # %bb.0:
; RV32IZHINX-NEXT: lui a0, 1048568
; RV32IZHINX-NEXT: ret
;
; RV32IZDINXZHINX-LABEL: f16_negative_zero:
; RV32IZDINXZHINX: # %bb.0:
; RV32IZDINXZHINX-NEXT: lui a0, 1048568
; RV32IZDINXZHINX-NEXT: ret
;
; RV64IZHINX-LABEL: f16_negative_zero:
; RV64IZHINX: # %bb.0:
; RV64IZHINX-NEXT: lui a0, 1048568
; RV64IZHINX-NEXT: ret
;
; RV64IZDINXZHINX-LABEL: f16_negative_zero:
; RV64IZDINXZHINX: # %bb.0:
; RV64IZDINXZHINX-NEXT: lui a0, 1048568
; RV64IZDINXZHINX-NEXT: ret
ret half -0.0
}
|
