blob: 09174b0d6e9e0f8156003a30739e1f3171b3ee7a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
; RUN: llc -march=hexagon < %s | FileCheck %s
; Verify __builtin_HEXAGON_V6_vd0 maps to vxor
; CHECK: v{{[0-9]*}} = vxor(v{{[0-9]*}},v{{[0-9]*}})
@g0 = common global <16 x i32> zeroinitializer, align 64
; Function Attrs: nounwind
define i32 @f0(i32 %a0) #0 {
b0:
%v0 = alloca i32, align 4
store i32 %a0, ptr %v0, align 4
%v1 = call <16 x i32> @llvm.hexagon.V6.vd0()
store <16 x i32> %v1, ptr @g0, align 64
ret i32 ptrtoint (ptr @g0 to i32)
}
; Function Attrs: nounwind readnone
declare <16 x i32> @llvm.hexagon.V6.vd0() #1
attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length64b" }
attributes #1 = { nounwind readnone }
|
