summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Delete CC1Options.td, since it should have happened in D82574upstreamDaniel Grumberg2020-07-101-946/+0
* [ARM] Pass -verify-machineinstr to test and XFAIL until fixed.Florian Hahn2020-07-101-1/+2
* [Attributor][NFC] Update tests after recent changesJohannes Doerfert2020-07-1024-142/+141
* [DomTreeUpdater] Use const auto * when iterating over pointers (NFC).Florian Hahn2020-07-101-1/+1
* [ARM] Add test with tcreturn and debug value.Florian Hahn2020-07-101-0/+46
* [AArch64][x86] add tests for rotated store merge; NFCSanjay Patel2020-07-102-1/+301
* [DAGCombiner] move/rename variables for readability; NFCSanjay Patel2020-07-101-3/+3
* [mlir][Vector] Add ExtractOp folding when fed by a TransposeOpNicolas Vasilache2020-07-104-3/+130
* [FileCheck] Implement -dump-input-filterJoel E. Denny2020-07-102-23/+286
* [FileCheck] In input dump, elide only if ellipsis is shorterJoel E. Denny2020-07-102-54/+139
* [FileCheck] Implement -dump-input-contextJoel E. Denny2020-07-105-14/+541
* [PDB] Fix out-of-bounds acces when sorting GSI bucketsAlexandre Ganea2020-07-101-2/+4
* [clangd] Update semanticTokens support to reflect latest LSP draftSam McCall2020-07-106-32/+32
* Reland "[InstCombine] Lower infinite combine loop detection thresholds""Roman Lebedev2020-07-101-0/+5
* [InstCombine] After merging store into successor, queue prev. store to be vis...Roman Lebedev2020-07-102-4/+19
* [NFCI][InstCombine] PR46661: multiple stores eligible for merging into succes...Roman Lebedev2020-07-101-0/+74
* [FPEnv][Clang][Driver] Disable constrained floating point on targets lacking ...Kevin P. Neal2020-07-102-3/+3
* [mlir][Linalg] Generalize Vectorization of Linalg contractionsNicolas Vasilache2020-07-104-43/+110
* [clangd] Fix hover crash on InitListExpr.Haojian Wu2020-07-102-1/+26
* [mlir][Vector] Fold chains of ExtractOpNicolas Vasilache2020-07-104-116/+137
* Normalize default value for -triple correctlyDaniel Grumberg2020-07-101-1/+1
* Reland "[FPEnv][Clang][Driver] Disable constrained floating point on targets ...Kevin P. Neal2020-07-1024-16/+100
* Revert "[BasicAA] Enable -basic-aa-recphi by default"David Green2020-07-103-3/+3
* [clangd] Config: If.PathExcludeSam McCall2020-07-104-0/+30
* [PowerPC] Implement R_PPC64_REL24_NOTOC calls, callee also has no TOCVictor Huang2020-07-103-6/+160
* [ABI] Handle C++20 [[no_unique_address]] attributeUlrich Weigand2020-07-102-1/+50
* DomTreeUpdater::dump() - use const auto& iterator in for-range-loop.Simon Pilgrim2020-07-101-2/+2
* [clang-tidy] Use Options priority in enum options where it was missingNathan James2020-07-101-19/+22
* StackSafetyAnalysis.cpp - pass ConstantRange arg as const reference.Simon Pilgrim2020-07-101-3/+3
* [X86][SSE] Use shouldUseHorizontalOp helper to determine whether to use (F)HA...Simon Pilgrim2020-07-101-2/+1
* [NFC] Change isFPPredicate comparison to ignore lower bounddstuttar2020-07-102-6/+5
* [SVE] Code generation for fixed length vector truncates.Paul Walker2020-07-103-0/+419
* [lldb/pecoff] Use a different llvm createBinary overload for parsingPavel Labath2020-07-102-47/+27
* [clang-tidy] More strict on matching the standard memset function in memset-u...Haojian Wu2020-07-102-4/+17
* [LV] Pick vector loop body as insert point for SCEV expansion.Florian Hahn2020-07-102-3/+129
* [AMDGPU][GlobalISel] Fix G_AMDGPU_TBUFFER_STORE_FORMAT mappingMirko Brkusanin2020-07-105-0/+1431
* extractConstantWithoutWrapping - use const APInt& returned by SCEVConstant::g...Simon Pilgrim2020-07-101-1/+1
* Fix check-all with -DLLVM_USE_SANITIZER=AddressVitaly Buka2020-07-103-2/+10
* [X86][AVX] Attempt to fold PACK(SHUFFLE(X,Y),SHUFFLE(X,Y)) -> SHUFFLE(PACK(X,...Simon Pilgrim2020-07-106-44/+52
* [analyzer][tests] Fix zip unpackingValeriy Savchenko2020-07-101-1/+1
* [analyzer][tests] Make test interruption safeValeriy Savchenko2020-07-101-18/+26
* [analyzer][tests] Measure peak memory consumption for every projectValeriy Savchenko2020-07-104-29/+136
* [builtins] Optimize udivmodti4 for many platforms.Danila Kutenin2020-07-101-161/+124
* [BDCE] SExt -> ZExt when no sign bits is used and instruction has multiple usesDiogo Sampaio2020-07-102-10/+32
* [CodeGen] Replace calls to getVectorNumElements() in DAGTypeLegalizer::SetSpl...David Sherwood2020-07-101-3/+3
* [WebAssembly][NFC] Simplify vector shift lowering and add testsThomas Lively2020-07-102-8/+81
* [MLIR][SPIRVToLLVM] Conversion of SPIR-V struct type without offsetGeorge Mitenkov2020-07-103-0/+56
* [CodeGen] Replace calls to getVectorNumElements() in SelectionDAG::SplitVectorDavid Sherwood2020-07-101-3/+11
* [LLDB] Update AArch64 Dwarf and EH frame register numbersMuhammad Omair Javaid2020-07-102-7/+121
* Add diagnostic option backing field for -fansi-escape-codesDaniel Grumberg2020-07-103-3/+7
View Lorry Controller Status