diff options
author | Wang, Xin10 <xin10.wang@intel.com> | 2023-05-17 23:36:15 -0400 |
---|---|---|
committer | Wang, Xin10 <xin10.wang@intel.com> | 2023-05-17 23:36:45 -0400 |
commit | 56055822b4d3a656ec0676de193c1065dc332188 (patch) | |
tree | 762fe037eaf1546709cab4d5fe8860dc0e641550 /llvm/test | |
parent | 43cd59d5df2300ecc650536940a9bea2ece2c3d6 (diff) | |
download | llvm-main.tar.gz |
VMASKMOVDQU supports 32bit/64bit version in 64bitmode, previously we prefer to use VMASKMOVDQU64 in 64bitmode because the 32bit one need 0x67 prefix.
After D150436, asm match table changed a little, which makes in 64bit mode "vmaskmovdqu %xmm0, %xmm1" will match VMASKMOVDQU other than VMASKMOVDQU64, this patch correct the asm match order for this instruction.
Reviewed By: skan
Differential Revision: https://reviews.llvm.org/D150835
Diffstat (limited to 'llvm/test')
-rw-r--r-- | llvm/test/MC/X86/x86_64-asm-match.s | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/test/MC/X86/x86_64-asm-match.s b/llvm/test/MC/X86/x86_64-asm-match.s index f436fd2ded33..d4ec34790106 100644 --- a/llvm/test/MC/X86/x86_64-asm-match.s +++ b/llvm/test/MC/X86/x86_64-asm-match.s @@ -37,6 +37,11 @@ // CHECK: Matching formal operand class MCK_GR32 against actual operand at index 2 (Reg:ecx): match success using generic matcher // CHECK: Matching formal operand class InvalidMatchClass against actual operand at index 3: actual operand index out of range // CHECK: Opcode result: complete match, selecting this opcode +// CHECK: AsmMatcher: found 2 encodings with mnemonic 'vmaskmovdqu' +// CHECK: Trying to match opcode VMASKMOVDQU64 +// CHECK: Matching formal operand class MCK_FR16 against actual operand at index 1 (Reg:xmm0): match success using generic matcher +// CHECK: Matching formal operand class MCK_FR16 against actual operand at index 2 (Reg:xmm1): match success using generic matcher +// CHECK: Matching formal operand class InvalidMatchClass against actual operand at index 3: actual operand index out of range // CHECK: AsmMatcher: found 4 encodings with mnemonic 'punpcklbw' // CHECK: Trying to match opcode MMX_PUNPCKLBWrr // CHECK: Matching formal operand class MCK_VR64 against actual operand at index 1 (Reg:mm0): match success using generic matcher @@ -51,6 +56,7 @@ pshufb CPI1_0(%rip), %xmm1 sha1rnds4 $1, %xmm1, %xmm2 pinsrw $3, %ecx, %xmm5 crc32l %gs:0xdeadbeef(%rbx,%rcx,8),%ecx +vmaskmovdqu %xmm0, %xmm1 .intel_syntax punpcklbw mm0, dword ptr [rsp] |