summaryrefslogtreecommitdiff
path: root/drivers/mmc/host/meson-gx-mmc.c
Commit message (Expand)AuthorAgeFilesLines
* mmc: Set PROBE_PREFER_ASYNCHRONOUS for drivers that existed in v4.14Douglas Anderson2020-09-071-0/+1
* mmc: meson: Simplify with dev_err_probe()Krzysztof Kozlowski2020-09-071-11/+5
* mmc: meson-gx: use wrapper to avoid accessing internal varsWolfram Sang2020-09-071-1/+1
* mmc: meson-gx: limit segments to 1 when dram-access-quirk is neededNeil Armstrong2020-06-161-2/+4
* mmc: host: Prepare host drivers for mmc_regulator_set_vqmmc() returning > 0Marek Vasut2020-05-281-1/+4
* mmc: meson-gx: Convert to pinctrl_select_default_state()Ulf Hansson2019-12-161-9/+1
* mmc: Remove dev_err() usage after platform_get_irq()Stephen Boyd2019-09-111-1/+0
* Merge tag 'mmc-v5.3' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmcLinus Torvalds2019-07-111-15/+55
|\
| * mmc: meson-gx: add dram-access-quirkNeil Armstrong2019-06-101-15/+55
| * mmc: meson-gx-mmc: update with SPDX Licence identifierNeil Armstrong2019-06-101-14/+1
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 463Thomas Gleixner2019-06-191-14/+1
|/
* mmc: meson-gx: fix irq ackJerome Brunet2019-05-281-3/+3
* mmc: meson-gx: add signal resampling tuningJerome Brunet2019-05-061-3/+70
* mmc: meson-gx: remove Rx phase tuningJerome Brunet2019-05-061-277/+13
* mmc: meson-gx: avoid clock glitch when switching to DDR modesJerome Brunet2019-05-061-30/+43
* mmc: meson-gx: disable HS400Jerome Brunet2019-05-061-4/+7
* mmc: meson-gx: correct irq flagJerome Brunet2019-05-061-1/+1
* mmc: meson-gx: ack only raised irqJerome Brunet2019-05-061-3/+3
* mmc: meson-gx: remove open coded read with timeoutJerome Brunet2019-05-061-14/+4
* mmc: meson-gx: fix interrupt nameMartin Blumenstingl2019-02-131-1/+2
* mmc: meson-gx: enable signal re-sampling together with tuningAndreas Fenkart2019-01-221-5/+9
* mmc: meson-gx: Free irq in release() callbackRemi Pommarel2019-01-141-7/+11
* mmc: meson-gx: add signal resamplingJerome Brunet2018-12-171-1/+11
* mmc: meson-gx: align default phase on soc vendor treeJerome Brunet2018-12-171-7/+1
* mmc: meson-gx: remove useless lockJerome Brunet2018-12-171-7/+0
* mmc: meson-gx: make sure the descriptor is stopped on errorsJerome Brunet2018-12-171-10/+63
* mmc: meson-gx: add device resetJerome Brunet2018-05-211-0/+9
* mmc: meson: update doc to support Meson-AXG platformNan Li2018-05-021-1/+1
* mmc: meson-axg: add support for the Meson-AXG platformNan Li2018-05-021-10/+51
* Revert "mmc: meson-gx: include tx phase in the tuning process"Jerome Brunet2018-02-141-18/+1
* mmc: meson-gx-mmc: Explicitly include pinctr/consumer.hThierry Reding2018-02-051-0/+1
* mmc: meson-gx-mmc: Fix platform_get_irq's error checkingArvind Yadav2017-12-151-1/+1
* mmc: meson-gx-mmc: catch all errors when getting regulatorsWolfram Sang2017-10-301-1/+1
* mmc: meson-gx: include tx phase in the tuning processJerome Brunet2017-10-041-1/+18
* mmc: meson-gx: fix rx phase resetJerome Brunet2017-10-041-2/+4
* mmc: meson-gx: make sure the clock is rounded downJerome Brunet2017-10-041-2/+1
* mmc: meson-gx: fix __ffsdi2 undefined on arm32Jerome Brunet2017-08-311-7/+7
* mmc: meson-gx: rework tuning functionJerome Brunet2017-08-301-50/+111
* mmc: meson-gx: change default tx phaseJerome Brunet2017-08-301-1/+7
* mmc: meson-gx: implement voltage switch callbackJerome Brunet2017-08-301-0/+22
* mmc: meson-gx: use CCF to handle the clock phasesJerome Brunet2017-08-301-41/+176
* mmc: meson-gx: implement card_busy callbackJerome Brunet2017-08-301-0/+13
* mmc: meson-gx: simplify interrupt handlerJerome Brunet2017-08-301-54/+39
* mmc: meson-gx: work around clk-stop issueJerome Brunet2017-08-301-6/+68
* mmc: meson-gx: fix dual data rate mode frequenciesJerome Brunet2017-08-301-12/+29
* mmc: meson-gx: rework clock init functionJerome Brunet2017-08-301-48/+46
* mmc: meson-gx: rework clk_set functionJerome Brunet2017-08-301-21/+9
* mmc: meson-gx: rework set_ios functionJerome Brunet2017-08-301-13/+9
* mmc: meson-gx: cfg init overwrite valuesJerome Brunet2017-08-301-10/+4
* mmc: meson-gx: initialize sane clk default before clock registerJerome Brunet2017-08-301-10/+9
View Lorry Controller Status