summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/gt/intel_engine.h
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Fix up locking around dumping requests listsJohn Harrison2023-01-271-2/+2
* drm/i915/gsc: GSC firmware loadingDaniele Ceraolo Spurio2022-12-091-0/+2
* drm/i915/guc: Limit scheduling properties to avoid overflowJohn Harrison2022-10-241-0/+6
* drm/i915/reset: Add additional steps for Wa_22011802037 for execlist backendUmesh Nerlige Ramappa2022-06-271-0/+2
* drm/i915/gt: Re-work intel_write_status_pageMichael Cheng2022-03-221-9/+4
* drm/i915/xehp: Enable ccs/dual-ctx in RCU_MODEMatt Roper2022-03-021-0/+2
* drm/i915: move intel_hws_csb_write_index() out of i915_drv.hJani Nikula2022-02-101-0/+2
* drm/i915: Only include i915_reg.h from .c filesMatt Roper2022-02-021-1/+0
* drm/i915/guc: Connect UAPI to GuC multi-lrc interfaceMatthew Brost2021-10-151-1/+11
* drm/i915/gt: add asm/cacheflush.h for use of clflush()Lucas De Marchi2021-10-121-0/+1
* drm/i915: remove IS_ACTIVELucas De Marchi2021-10-071-2/+2
* drm/i915/pxp: allocate a vcs context for pxp usageDaniele Ceraolo Spurio2021-10-041-0/+2
* drm/i915/gt: rename CNL references in intel_engine.hLucas De Marchi2021-07-291-1/+1
* drm/i915/guc: Fix for error capture after full GPU reset with GuCJohn Harrison2021-07-271-0/+3
* drm/i915/guc: Capture error state on context resetMatthew Brost2021-07-271-1/+20
* drm/i915/guc: Direct all breadcrumbs for a class to single breadcrumbsMatthew Brost2021-07-271-0/+3
* drm/i915/guc: GuC virtual enginesMatthew Brost2021-07-271-1/+29
* drm/i915: Move submission tasklet to i915_sched_engineMatthew Brost2021-06-181-14/+0
* drm/i915: Move active tracking to i915_sched_engineMatthew Brost2021-06-181-2/+0
* drm/i915/gt: Pipelined page migrationChris Wilson2021-06-171-0/+1
* drm/i915/gt: Export the pinned context constructor and destructorChris Wilson2021-06-171-0/+11
* drm/i915/gt: Move submission_method into intel_gtChris Wilson2021-05-251-1/+7
* drm/i915/gt: Another tweak for flushing the taskletsChris Wilson2020-12-201-1/+6
* drm/i915/gt: Move gen8 CS emitters into gen8_engine_cs.hChris Wilson2020-12-161-86/+0
* drm/i915/gt: Expose more parameters for emitting writes into the ringChris Wilson2020-11-031-20/+35
* drm/i915: Cancel outstanding work after disabling heartbeats on an engineChris Wilson2020-09-301-0/+9
* drm/i915/gt: Distinguish the virtual breadcrumbs from the irq breadcrumbsChris Wilson2020-09-071-17/+0
* drm/i915/gt: Replace intel_engine_transfer_stale_breadcrumbsChris Wilson2020-09-071-3/+0
* drm/i915/gt: Always report the sample time for busy-statsChris Wilson2020-06-181-1/+2
* drm/i915/gt: Split low level gen2-7 CS emittersChris Wilson2020-06-021-1/+0
* drm/i915/gt: Transfer old virtual breadcrumbs to irq_workerChris Wilson2020-05-141-0/+3
* drm/i915/gen12: Fix HDC pipeline flushMika Kuoppala2020-05-071-6/+28
* drm/i915/gt: Make timeslicing an explicit engine propertyChris Wilson2020-05-011-9/+0
* drm/i915/gt: Always enable busy-stats for execlistsChris Wilson2020-04-301-3/+0
* drm/i915/gt: Free request pool from virtual enginesChris Wilson2020-04-031-0/+2
* drm/i915/gt: Defend against concurrent updates to execlists->activeChris Wilson2020-03-091-1/+14
* drm/i915/selftests: Drop live_preempt_hangChris Wilson2020-02-101-20/+0
* drm/i915: extract engine WA programming to common resume functionDaniele Ceraolo Spurio2020-01-311-0/+2
* drm/i915: Start chopping up the GPU error captureChris Wilson2020-01-101-1/+1
* drm/i915/gt: Flush other retirees inside intel_gt_retire_requests()Chris Wilson2019-12-241-1/+1
* drm/i915/gt: Merge engine init/setup loopsChris Wilson2019-12-221-2/+0
* drm/i915/gt: Pull GT initialisation under intel_gt_init()Chris Wilson2019-12-221-3/+5
* drm/i915/gt: Repeat wait_for_idle for retirement workersChris Wilson2019-12-211-1/+1
* drm/i915/gt: Remove direct invocation of breadcrumb signalingChris Wilson2019-12-181-3/+1
* drm/i915: Introduce new macros for tracingVenkata Sandeep Dhanalakota2019-12-131-0/+7
* drm/i915/gt: Replace I915_READ with intel_uncore_readAndi Shyti2019-12-051-1/+1
* drm/i915/gt: Mark the execlists->active as the primary volatile accessChris Wilson2019-11-251-3/+1
* drm/i915/gt: Make timeslice duration configurableChris Wilson2019-10-291-2/+11
* drm/i915: Move intel_engine_context_in/out into intel_lrc.cTvrtko Ursulin2019-10-251-55/+0
* drm/i915/gt: Split intel_ring_submissionChris Wilson2019-10-241-114/+0
View Lorry Controller Status