summaryrefslogtreecommitdiff
path: root/arch/x86/kernel/cpu/perf_event.h
Commit message (Expand)AuthorAgeFilesLines
* perf/x86/intel/p6: Add userspace RDPMC quirk for PProPeter Zijlstra2014-02-091-0/+1
* perf/x86: Fix constraint table end marker bugMaria Dimakopoulou2013-12-051-3/+12
* perf/x86: Suppress duplicated abort LBR recordsAndi Kleen2013-10-041-0/+1
* perf/x86/intel: Clean up checkpoint-interrupt bitsPeter Zijlstra2013-09-121-0/+5
* perf/x86: Add Silvermont (22nm Atom) supportYan, Zheng2013-09-021-0/+2
* perf/x86: Fix shared register mutual exclusion enforcementStephane Eranian2013-06-261-1/+2
* perf/x86/intel: Support full width countingAndi Kleen2013-06-261-0/+5
* perf/x86/intel: Add mem-loads/stores support for HaswellAndi Kleen2013-06-191-0/+6
* perf/x86/intel: Move NMI clearing to end of PMI handlerAndi Kleen2013-06-191-0/+1
* perf/x86/intel: Add Haswell PEBS supportAndi Kleen2013-06-191-0/+2
* perf/x86/intel: Add simple Haswell PMU supportAndi Kleen2013-06-191-1/+4
* perf/x86: Reduce stack usage of x86_schedule_events()Andrew Hunter2013-06-191-1/+1
* perf/x86: Add support for PEBS Precise StoreStephane Eranian2013-04-011-0/+5
* perf/x86: Add memory profiling via PEBS Load LatencyStephane Eranian2013-04-011-1/+24
* perf/x86: Add flags to event constraintsStephane Eranian2013-04-011-3/+5
* perf/x86: Improve sysfs event mapping with event stringStephane Eranian2013-03-261-0/+17
* perf/x86: Support CPU specific sysfs eventsAndi Kleen2013-03-261-0/+1
* perf/x86: Allow for architecture specific RDPMC indexesJacob Shin2013-02-061-0/+6
* perf/x86: Move MSR address offset calculation to architecture specific filesJacob Shin2013-02-061-16/+5
* perf/x86: Add hardware events translations for Intel P6 cpusJiri Olsa2012-10-241-0/+1
* perf/x86: Add hardware events translations for AMD cpusJiri Olsa2012-10-241-1/+1
* perf/x86: Add hardware events translations for Intel cpusJiri Olsa2012-10-241-0/+2
* perf/x86: Make hardware event translations available in sysfsJiri Olsa2012-10-241-0/+2
* perf/x86: Add support for Intel Xeon-Phi Knights Corner PMUVince Weaver2012-10-041-0/+2
* perf/x86: Fix Intel Ivy Bridge supportStephane Eranian2012-09-191-0/+2
* perf/x86: Fix USER/KERNEL tagging of samples properlyPeter Zijlstra2012-07-311-0/+20
* perf/x86: Make bitfield unsignedPeter Zijlstra2012-07-261-1/+1
* perf/x86: Save a few bytes in 'struct x86_pmu'Peter Zijlstra2012-07-051-2/+5
* perf/x86: Add a microcode revision check for SNB-PEBSPeter Zijlstra2012-07-051-1/+3
* perf: Export perf_assign_events()Yan, Zheng2012-06-181-0/+2
* perf/x86: Don't assume there can be only 4 PEBS eventsAndi Kleen2012-06-061-1/+2
* perf/x86: Fix wrmsrl() debug wrapperPeter Zijlstra2012-06-061-0/+12
* perf/x86: Implement cycles:p for SNB/IVBPeter Zijlstra2012-06-061-0/+1
* perf/x86: Fix Intel shared extra MSR allocationPeter Zijlstra2012-06-061-0/+1
* perf: Adding sysfs group format attribute for pmu deviceJiri Olsa2012-03-161-0/+1
* Merge branch 'perf/hw-branch-sampling' into perf/coreIngo Molnar2012-03-121-0/+19
|\
| * perf: Add callback to flush branch_stack on context switchStephane Eranian2012-03-051-0/+1
| * perf/x86: Add LBR software filter support for Intel CPUsStephane Eranian2012-03-051-0/+10
| * perf/x86: Implement PERF_SAMPLE_BRANCH for Intel CPUsStephane Eranian2012-03-051-0/+2
| * perf/x86: Add Intel LBR mappings for PERF_SAMPLE_BRANCH filtersStephane Eranian2012-03-051-0/+2
| * perf/x86: Add Intel LBR sharing logicStephane Eranian2012-03-051-0/+4
* | perf/x86: Prettify pmu config literalsPeter Zijlstra2012-03-121-0/+23
|/
* Merge branch 'perf/urgent' into perf/coreIngo Molnar2012-03-051-2/+6
|\
| * perf/x86/kvm: Fix Host-Only/Guest-Only counting with SVM disabledJoerg Roedel2012-03-021-2/+6
* | perf, x86: Provide means for disabling userspace RDPMCPeter Zijlstra2011-12-211-0/+8
|/
* perf, x86: Implement arch event mask as quirkPeter Zijlstra2011-12-061-1/+15
* x86, perf: Disable non available architectural eventsGleb Natapov2011-12-061-0/+5
* perf, x86: Fix event scheduler for constraints with overlapping countersRobert Richter2011-12-061-2/+28
* perf, intel: Use GO/HO bits in perf-ctrGleb Natapov2011-10-101-0/+12
* x86, perf: Clean up perf_event cpu codeKevin Winchester2011-09-261-0/+493
View Lorry Controller Status