| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Add GPE function for MI_COPY_MEM_MEM command | Xiang, Haihao | 2018-01-29 | 1 | -0/+2 |
| * | Add the initial support of CNL | Zhao Yakui | 2018-01-11 | 1 | -0/+2 |
| * | Add the support of Coffee Lake | peng.chen | 2017-09-12 | 1 | -1/+3 |
| * | Unify the coding style in the driver | Xiang, Haihao | 2017-04-07 | 1 | -6/+3 |
| * | Add the support for GLK in the intel-driver | peng.chen | 2017-03-15 | 1 | -0/+3 |
| * | Follow the HW spec to configure the buffer cache on Gen9+ | Zhao Yakui | 2017-01-17 | 1 | -0/+1 |
| * | Query the kernel API to check the EU counts of GPU device | Zhao Yakui | 2016-11-21 | 1 | -0/+2 |
| * | Add a new gpe function gen8_gpe_pipe_control() for GEN8 | Xiang, Haihao | 2016-11-18 | 1 | -0/+6 |
| * | Check whether there is a fully loaded HuC firmware | Xiang, Haihao | 2016-09-28 | 1 | -0/+1 |
| * | Add some utility functions for i965_gpe_resources | Zhao Yakui | 2016-05-27 | 1 | -0/+2 |
| * | Add some utility functions for MI commands for GEN9 | Xiang, Haihao | 2016-05-09 | 1 | -0/+19 |
| * | Add a flag for skylake in struct intel_device_info | Xiang, Haihao | 2016-05-09 | 1 | -0/+5 |
| * | KBL driver enabling | Peng Chen | 2016-01-29 | 1 | -0/+3 |
| * | Initial support for Broxton in the intel-driver | Sirisha Muppavarapu | 2015-12-07 | 1 | -0/+1 |
| * | Do not print warnings on stdout | Michael Müller | 2015-03-05 | 1 | -1/+1 |
| * | Add new debug option for aub dump | Zhenyu Wang | 2014-12-29 | 1 | -0/+1 |
| * | Add the override flag to assure that HEVC video command always uses BSD ring0... | Zhao Yakui | 2014-12-14 | 1 | -0/+1 |
| * | HEVC: gen9_hcpd_ref_idx_state() | Xiang, Haihao | 2014-12-14 | 1 | -0/+1 |
| * | Skl: Add the PCIIDs and initial driver-codec info for Skl | Zhao Yakui | 2014-12-14 | 1 | -0/+2 |
| * | CHV: Add PCIID placeholders for CHV | Sean V Kelley | 2014-09-30 | 1 | -0/+2 |
| * | debug: add g_intel_debug_option_flags for simple driver debug | Zhao, Halley | 2014-06-06 | 1 | -2/+7 |
| * | Simplify some macros | Xiang, Haihao | 2014-05-26 | 1 | -266/+10 |
| * | Add a new intel_device_info structure | Xiang, Haihao | 2014-05-26 | 1 | -0/+16 |
| * | clean up some assert in i965_drv_video.c | Zhao, Halley | 2014-04-23 | 1 | -0/+7 |
| * | va: User specified tiling and stride support. | Zhao, Halley | 2014-04-23 | 1 | -0/+1 |
| * | New PCI IDs for BDW | Xiang, Haihao | 2014-02-27 | 1 | -3/+10 |
| * | Initialize the 8x8 sampler for AVS on BDW | Zhao Yakui | 2014-02-27 | 1 | -0/+2 |
| * | Add the PCI ids for BDW | Zhao Yakui | 2014-02-27 | 1 | -0/+43 |
| * | Workaround for SNB | Xiang, Haihao | 2013-11-13 | 1 | -0/+2 |
| * | Enable the Bay Trail platform. | Zhao Halley | 2013-09-06 | 1 | -1/+17 |
| * | Check whether VEBOX is supported by the underlying OS | Xiang, Haihao | 2013-07-01 | 1 | -0/+1 |
| * | Revert "Make it built against the current upstream libdrm" | Xiang, Haihao | 2013-06-25 | 1 | -4/+0 |
| * | More reserved PCI IDs for Haswell | Xiang, Haihao | 2013-06-09 | 1 | -3/+53 |
| * | Fix Haswell GT3 | Xiang, Haihao | 2013-06-09 | 1 | -26/+28 |
| * | Merge branch 'master' into staging | Xiang, Haihao | 2013-04-03 | 1 | -0/+1 |
| |\ |
|
| | * | Update PCI IDs for Haswell CRW | Xiang, Haihao | 2013-03-04 | 1 | -9/+9 |
| | * | Add IS_SNB_GT1/IS_SNB_GT2/IS_IVB_GT1/IS_IVB_GT2 and remove IS_HSW_ULT and IS_... | Xiang, Haihao | 2012-12-28 | 1 | -46/+52 |
| | * | VPP: Render target surface with background color | Xiang, Haihao | 2012-10-31 | 1 | -0/+2 |
| | * | Make it built against the current upstream libdrm | Xiang, Haihao | 2012-10-24 | 1 | -0/+4 |
| | * | Handle the MFX change between A stepping and B-stepping for haswell | Zhao Yakui | 2012-10-23 | 1 | -0/+1 |
| | * | Add haswell PCI IDs | Gwenole Beauchesne | 2012-10-23 | 1 | -1/+87 |
| | * | Fix build with VA-API 0.32.0. | Gwenole Beauchesne | 2012-10-08 | 1 | -0/+1 |
| | * | Add support for new Ivybridge chipset | Xiang, Haihao | 2012-04-13 | 1 | -1/+3 |
| | * | Add WARN_ONCE() helper macro. | Gwenole Beauchesne | 2012-03-18 | 1 | -0/+8 |
| * | | Fix the initilization path and the termination path in reverse | Xiang, Haihao | 2013-03-15 | 1 | -2/+3 |
| * | | Update PCI IDs for Haswell CRW | Xiang, Haihao | 2013-03-04 | 1 | -9/+9 |
| * | | Add IS_SNB_GT1/IS_SNB_GT2/IS_IVB_GT1/IS_IVB_GT2 and remove IS_HSW_ULT and IS_... | Xiang, Haihao | 2012-12-28 | 1 | -46/+52 |
| * | | Make it built against the current upstream libdrm | Xiang, Haihao | 2012-10-29 | 1 | -0/+4 |
| * | | Handle the MFX change between A stepping and B-stepping for haswell | Zhao Yakui | 2012-10-23 | 1 | -0/+1 |
| * | | Add PCI IDs for Haswell | Gwenole Beauchesne | 2012-10-23 | 1 | -1/+87 |
