summaryrefslogtreecommitdiff
path: root/src/i965_post_processing.h
Commit message (Expand)AuthorAgeFilesLines
* Revert "VPP: clear a surface using media pipeline on GEN8+"Haihao Xiang2019-01-301-2/+0
* VPP: clear a surface using media pipeline on GEN8+Haihao Xiang2018-07-031-0/+2
* Do CSC/scaling from 8bit 420 YUV to RGB32 in the common pathXiang, Haihao2017-12-191-0/+1
* Use single GPE context for the optimization for 8bit/10bit scaling/CSCXiang, Haihao2017-08-171-7/+8
* Factor out CSC/scaling in the fast pathXiang, Haihao2017-08-171-0/+3
* Remove the unnecessary exec bitChih-Wei Huang2017-05-021-0/+0
* Unify the coding style in the driverXiang, Haihao2017-04-071-114/+101
* Rewrite Media_kernel to optimize the YUV420 8Bit-scaling on Gen9+Zhao Yakui2016-11-291-0/+5
* Initialize one 10bit-scaling gpe_context for Gen9Zhao Yakui2016-11-171-0/+10
* P010(10bits) enabling in vaCreateImage(), vaGetImage(), vaPutImage()peng.chen2016-01-151-0/+2
* vpp: gen7/8/9: add yuv to rgb conversion matrix to registers send to EUsLionel Landwerlin2015-11-091-10/+35
* vpp: fix advanced deinterlacing on Sandybridge and Ivybridge.Gwenole Beauchesne2015-05-251-4/+23
* vpp: fix memory leak in DNDI code path.Gwenole Beauchesne2015-05-251-1/+3
* Rendering: Align the origin coordinate of internal buffer during AVS conversi...Zhao, Yakui2014-11-171-1/+2
* vpp: enable advanced video scaling in VPP pipelines too.Gwenole Beauchesne2014-11-111-0/+9
* vpp: drop internal postprocessing (I965_PP_xxx) flags.Gwenole Beauchesne2014-11-111-7/+2
* vpp: cache calculation of AVS coefficients.Gwenole Beauchesne2014-11-111-0/+3
* Define i965_proc_picture in headerSebastian Ramacher2014-06-061-0/+7
* posst_processing_context_init()/finalize() callback functions for each platformXiang, Haihao2014-05-261-9/+1
* VPP: Set the alpha channel when doing the conversion from NV12 to RGBA on Ivy...Zhao Yakui2014-04-231-1/+1
* Add the seperated file for Video post-processing on BDWZhao Yakui2014-04-231-0/+9
* Use the XXX_post_processing as callback function for post-processingZhao Yakui2014-04-231-0/+9
* Follow the spec to make the VPP media pipeline work in 48-bit addressing modeZhao Yakui2014-02-271-0/+23
* Redefine the VPP vfe_state on Gen6+Zhao Yakui2014-02-271-0/+9
* VPP: MADI on IVBXiang, Haihao2013-09-231-0/+3
* VPP: track the frame sequence for DI on IVBXiang, Haihao2013-09-231-0/+1
* VPP: move the BO for STMM into sub-contextsXiang, Haihao2013-09-231-4/+2
* VPP: Create separate sub-context for each processingXiang, Haihao2013-09-231-7/+6
* VPP: Packed 4:2:2 to packed 4:2:2 on IVB+Xiang, Haihao2013-09-091-0/+1
* Fix the incorrect VPP parameter setting on Ivy/HaswellZhao Yakui2013-04-031-5/+6
* Merge branch 'master' into stagingXiang, Haihao2013-04-031-1/+3
|\
| * VPP: refine code to resolve building warningsLi, Xiaowei A2012-10-311-0/+2
| * VPP: work around hw limitation(dword alignment)Zhao Halley2012-10-311-0/+2
| * VPP:work around hw limitation(dword alignment)Zhao Halley2012-10-311-3/+18
| * VPP: AVS workaround on IVBXiang, Haihao2012-10-311-2/+19
| * VPP: add YV12 to YUY2 conversionZhao halley2012-10-311-0/+1
| * VPP: Add yuyv->nv12 conversion in image processingZhao halley2012-10-311-0/+1
| * VPP: add NV12 to YUY2 color conversion for video processZhao halley2012-10-311-0/+1
| * VPP: Fix AVS parameters for IvybridgeXiang, Haihao2012-10-311-2/+2
| * VPP: Support video process on IvybridgeLi, Xiaowei A2012-10-311-3/+78
| * VPP: Add support for field and frame mixed contentLi, Xiaowei A2012-10-311-9/+11
| * VPP: Support DN only on Ironlake and SandybridgeLi, Xiaowei A2012-10-311-0/+8
| * VPP: set surface base address for post processingXiang, Haihao2012-10-311-7/+2
| * VPP: Add image format conversion functionLi, Xiaowei A2012-10-311-2/+2
| * VPP: code refine for video processLi, Xiaowei A2012-10-311-14/+24
| * VPP: Modify the definition for PP module numberLi, Xiaowei A2012-10-311-2/+1
| * VEBox: setup haswell vebox pipeline for video post processLi,Xiaowei2012-10-241-0/+3
| * VPP: enabling scaling function for post processingLi,Xiaowei2012-10-241-4/+7
| * render: fix rendering of interlaced surfaces.Gwenole Beauchesne2012-03-141-2/+4
* | VPP: check the backing store bufferXiang, Haihao2013-03-151-3/+3