summaryrefslogtreecommitdiff
path: root/eeprom
Commit message (Expand)AuthorAgeFilesLines
* decode-dimms: New manufacturer names from JEP106AQkhali2015-06-291-1/+36
* decode-dimms: Manufacturer name changes from JEP106AQkhali2015-06-291-5/+5
* decode-dimms: Refactor manufacturer decodingkhali2015-06-291-11/+17
* decode-dimms: Complete check for out-of-bounds vendor IDkhali2015-06-291-2/+6
* decode-dimms: Correctly check for out-of-bounds vendor IDkhali2015-06-291-1/+1
* decode-dimms: Fix DDR3 extended temp range refresh rate decodingkhali2014-06-191-2/+3
* ddcmon: Merge copyright informationkhali2014-02-191-4/+2
* Update my e-mail address and copyright years.khali2014-02-195-18/+8
* Add manual pages for decode-dimms and decode-vaiokhali2013-10-053-1/+108
* decode-dimms: Generate XHTML 1.1 compliant markupkhali2013-06-071-11/+13
* decode-dimms: Generate HTML 4.01 compliant markupkhali2013-06-071-6/+7
* decode-dimms: Encode "degrees" to HTML degree symbolkhali2013-04-191-1/+2
* decode-dimms: For HTML output, merge adjacent cells even if the whole line ca...khali2013-04-161-2/+13
* Doh. I've proofread these names twice and even that was not enough :(khali2013-04-151-1/+1
* Add manufacturer names from Jedec document JEP106AK.khali2013-04-151-1/+6
* decode-dimms: Fix typo in vendor namekhali2013-04-151-1/+1
* DDR3: Fully decode the SDRAM Device Type field.khali2013-04-151-3/+27
* DDR3: Cleanup the decoding of the Module Thermal Sensor field.khali2013-04-151-3/+2
* DDR3: Add support for Load Reduced DIMM (LRDIMM).khali2013-04-151-1/+18
* DDR3: Don't print raw SSTE32882 register values. Undecoded, they havekhali2013-04-151-6/+0
* DDR3: Simplify decoding of the heat spreader byte. This is basically akhali2013-04-151-3/+1
* DDR3: Decode the register revision byte as suggested by Jedeckhali2013-04-151-1/+13
* DDR3: Fix --side-by-side when some modules lack manufacturerkhali2013-04-151-12/+9
* DDR3: Print rank 1 mapping of unbuffered DIMM.khali2013-04-141-0/+3
* DDR3: Print physical characteristics and registered DIMM informationkhali2013-04-141-17/+28
* DDR3: Move "mm" in physical dimensions from label to values, forkhali2013-04-141-15/+15
* DDR3: Print width of all known module types.khali2013-04-141-8/+19
* DDR3: Decode and print reference card revision.khali2013-04-141-4/+6
* DDR3: Move decoding of the reference card to a dedicated function.khali2013-04-141-20/+26
* DDR3: Print timings at standard speeds. This makes it easier to figurekhali2013-04-141-0/+19
* DDR3: Repeat tCK, tAA, tRCD, tRP and tRAS values, so that they show upkhali2013-04-131-0/+5
* DDR3: Fix speed and PC3 number of high-speed modules.khali2013-04-131-1/+11
* DDR3: Decode the FTB fields of tCk, tAA, tRCD, tRP and tRC.khali2013-04-131-7/+18
* DDR3: Don't print the medium and fine time bases, they aren't directlykhali2013-04-131-9/+9
* DDR3: Round down PC3 numbers to comply with Jedec.khali2013-04-131-0/+2
* DDR3: Round core timings up, not down.khali2013-04-131-4/+4
* DDR3: Use the right nibble from byte 21 as the MSB of tRAS.khali2013-04-131-1/+1
* Decode more DDR3 module typeskhali2013-02-131-1/+4
* Prevent hang on reserved DDR3 module typekhali2013-02-131-1/+1
* Print timings at standard PC speeds. The minimum cycle times for thekhali2012-12-201-1/+24
* Fix decoding of SDR SPD revision. The encoding changed with revisionkhali2012-12-201-1/+3
* Add section headers for SDR modules, to make the output easier to read.khali2012-12-201-2/+3
* Remove duplicate "ns" in SDR timings.khali2012-12-201-5/+1
* Strip former manufacturer name in side-by-side output mode, to avoidkhali2012-12-201-0/+1
* If DDR3 manufacturer page count parity is wrong, still print thekhali2012-12-201-3/+6
* Add manufacturer names from Jedec document JEP106AJ.khali2012-12-201-2/+6
* Introduce helper function as_ddr(), hopefully this makes the code akhali2012-12-201-8/+16
* ddr2_core_timings is now the exact same function as ddr_core_timingskhali2012-12-201-13/+5
* Print timings at standard DDR speeds. The minimum cycle times for thekhali2012-12-201-12/+34
* Print timings at standard DDR2 speeds. The minimum cycle times for thekhali2012-12-201-15/+36