diff options
author | ruinan <ruinan.sun@arm.com> | 2022-08-08 04:17:19 +0000 |
---|---|---|
committer | Gopher Robot <gobot@golang.org> | 2022-09-02 17:44:29 +0000 |
commit | 54c7bc9cff748e6554e53fbbbf823fdd214d0482 (patch) | |
tree | 8520677a7dc976ac69c6c28b213f57c831be27d5 /test/codegen/shift.go | |
parent | 5befb24bb5cbd8ae6210b4d6a88a4437eec6fb0b (diff) | |
download | go-git-54c7bc9cff748e6554e53fbbbf823fdd214d0482.tar.gz |
cmd/compile: optimize shift ops on arm64 when the shift value is v&63
For the following code case:
var x uint64
x >> (shift & 63)
We can directly genereta `x >> shift` on arm64, since the hardware will
only use the bottom 6 bits of the shift amount.
Benchmark old time/op new time/op delta
ShiftArithmeticRight-8 0.40ns 0.31ns -21.7%
Change-Id: Id58c8a5b2f6dd5c30c3876f4a36e11b4d81e2dc9
Reviewed-on: https://go-review.googlesource.com/c/go/+/425294
Reviewed-by: Keith Randall <khr@golang.org>
Reviewed-by: Keith Randall <khr@google.com>
TryBot-Result: Gopher Robot <gobot@golang.org>
Auto-Submit: Keith Randall <khr@golang.org>
Run-TryBot: Keith Randall <khr@golang.org>
Reviewed-by: Heschi Kreinick <heschi@google.com>
Diffstat (limited to 'test/codegen/shift.go')
-rw-r--r-- | test/codegen/shift.go | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/test/codegen/shift.go b/test/codegen/shift.go index 293924a3db..f4cfea3f82 100644 --- a/test/codegen/shift.go +++ b/test/codegen/shift.go @@ -82,6 +82,7 @@ func lshMask64x64(v int64, s uint64) int64 { // ppc64le:"ANDCC",-"ORN",-"ISEL" // riscv64:"SLL",-"AND\t",-"SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"LSL",-"AND" return v << (s & 63) } @@ -90,6 +91,7 @@ func rshMask64Ux64(v uint64, s uint64) uint64 { // ppc64le:"ANDCC",-"ORN",-"ISEL" // riscv64:"SRL",-"AND\t",-"SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"LSR",-"AND" return v >> (s & 63) } @@ -98,6 +100,7 @@ func rshMask64x64(v int64, s uint64) int64 { // ppc64le:"ANDCC",-ORN",-"ISEL" // riscv64:"SRA",-"OR",-"SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"ASR",-"AND" return v >> (s & 63) } @@ -106,6 +109,7 @@ func lshMask32x64(v int32, s uint64) int32 { // ppc64le:"ISEL",-"ORN" // riscv64:"SLL","AND","SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"LSL",-"AND" return v << (s & 63) } @@ -114,6 +118,7 @@ func rshMask32Ux64(v uint32, s uint64) uint32 { // ppc64le:"ISEL",-"ORN" // riscv64:"SRL","AND","SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"LSR",-"AND" return v >> (s & 63) } @@ -122,6 +127,7 @@ func rshMask32x64(v int32, s uint64) int32 { // ppc64le:"ISEL",-"ORN" // riscv64:"SRA","OR","SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"ASR",-"AND" return v >> (s & 63) } @@ -130,6 +136,7 @@ func lshMask64x32(v int64, s uint32) int64 { // ppc64le:"ANDCC",-"ORN" // riscv64:"SLL",-"AND\t",-"SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"LSL",-"AND" return v << (s & 63) } @@ -138,6 +145,7 @@ func rshMask64Ux32(v uint64, s uint32) uint64 { // ppc64le:"ANDCC",-"ORN" // riscv64:"SRL",-"AND\t",-"SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"LSR",-"AND" return v >> (s & 63) } @@ -146,6 +154,7 @@ func rshMask64x32(v int64, s uint32) int64 { // ppc64le:"ANDCC",-"ORN",-"ISEL" // riscv64:"SRA",-"OR",-"SLTIU" // s390x:-"RISBGZ",-"AND",-"LOCGR" + // arm64:"ASR",-"AND" return v >> (s & 63) } |