summaryrefslogtreecommitdiff
path: root/sysdeps/x86
Commit message (Expand)AuthorAgeFilesLines
* Remove ancient __signbit inlinesWilco Dijkstra2017-09-281-38/+0
* Simplify C99 isgreater macrosWilco Dijkstra2017-09-281-93/+0
* x86: Add MathVec_Prefer_No_AVX512 to cpu-features [BZ #21967]H.J. Lu2017-09-122-0/+9
* x86: Add x86_64 to x86-64 HWCAP [BZ #22093]H.J. Lu2017-09-113-8/+11
* hurd: fix libm linkSamuel Thibault2017-09-031-1/+1
* Simplify HUGE_VAL definitions.Joseph Myers2017-08-311-41/+0
* x86: Remove assembly versions of index_cpu_*/index_arch_*H.J. Lu2017-08-251-42/+1
* x86: Add IBT/SHSTK bits to cpu-featuresH.J. Lu2017-08-142-0/+10
* x86: Remove assembly versions of HAS_CPU_FEATURE/HAS_ARCH_FEATUREH.J. Lu2017-08-041-57/+0
* x86-64: Use _dl_runtime_resolve_opt only with AVX512F [BZ #21871]H.J. Lu2017-08-041-2/+5
* Consistently use uintN_t not u_intN_t in libm.Joseph Myers2017-08-031-2/+2
* float128: Add signbit alternative for old compilersGabriel F. T. Gomes2017-06-301-0/+8
* Add float128 support for x86_64, x86.Joseph Myers2017-06-266-0/+382
* Avoid localplt issues from x86 fereaiseexcept inline.Joseph Myers2017-06-232-0/+11
* x86: Rename glibc.tune.ifunc to glibc.tune.hwcapsH.J. Lu2017-06-214-26/+19
* Move x86 specific tunables to x86/dl-tunables.listH.J. Lu2017-06-201-0/+34
* tunables: Add IFUNC selection and cache sizesH.J. Lu2017-06-204-1/+366
* Remove bits/string.h.Zack Weinberg2017-06-201-1996/+0
* Make LD_HWCAP_MASK usable for static binariesSiddhesh Poyarekar2017-06-071-5/+3
* tunables: Use glibc.tune.hwcap_mask tunable instead of _dl_hwcap_maskSiddhesh Poyarekar2017-06-071-0/+4
* x86: Don't use dl_x86_cpu_features in cacheinfo.cH.J. Lu2017-06-051-15/+22
* x86-64: Optimize memcmp/wmemcmp with AVX2 and MOVBEH.J. Lu2017-06-051-0/+1
* x86: Add macros to implement ifunce selection in CH.J. Lu2017-06-051-0/+40
* x86: Update __x86_shared_non_temporal_thresholdH.J. Lu2017-06-021-2/+4
* Delay initialization of CPU features struct in static binariesSiddhesh Poyarekar2017-05-311-18/+5
* x86: Don't include cacheinfo.c in ld.soH.J. Lu2017-05-241-0/+4
* x86: Use __get_cpu_features to get cpu_featuresH.J. Lu2017-05-241-10/+9
* Move shared pthread definitions to common headersAdhemerval Zanella2017-05-092-271/+99
* x86: Set dl_platform and dl_hwcap from CPU features [BZ #21391]H.J. Lu2017-05-035-1/+223
* x86: Use AVX2 memcpy/memset on Skylake server [BZ #21396]H.J. Lu2017-04-182-1/+8
* x86: Set Prefer_No_VZEROUPPER if AVX512ER is availableH.J. Lu2017-04-182-2/+21
* Consolidate pthreadtype.h placementConsolidate pthreadtype.h placementAdhemerval Zanella2017-04-101-0/+0
* Add sysdeps/x86/dl-procinfo.cH.J. Lu2017-04-101-0/+52
* Check if SSE is available with HAS_CPU_FEATUREH.J. Lu2017-04-071-0/+4
* Use CPU_FEATURES_CPU_P to check if AVX is availableH.J. Lu2017-03-171-2/+1
* Remove C++ namespace handling from glibc headers.Joseph Myers2017-03-161-14/+0
* Fix test-math-vector-sincos.h aliasing.Joseph Myers2017-03-151-14/+14
* Use index_cpu_RTM and reg_RTM to clear the bit_cpu_RTM bitH.J. Lu2017-02-171-1/+1
* New pthread rwlock that is more scalable.Torvald Riegel2017-01-101-14/+14
* Update copyright dates with scripts/update-copyrights.Joseph Myers2017-01-0133-33/+33
* New condvar implementation that provides stronger ordering guarantees.Torvald Riegel2016-12-311-8/+21
* Disable TSX on some Haswell processors.Andrew Senkevich2016-12-191-6/+23
* Refactor long double information into bits/long-double.h.Joseph Myers2016-12-141-20/+0
* Use C11-like atomics instead of plain memory accesses in x86 lock elision.Torvald Riegel2016-12-051-11/+19
* Refactor FP_ILOGB* out of bits/mathdef.h.Joseph Myers2016-12-012-9/+24
* Refactor FP_FAST_* into bits/fp-fast.h.Joseph Myers2016-11-291-14/+0
* Refactor float_t, double_t information into bits/flt-eval-method.h.Joseph Myers2016-11-242-17/+33
* Fix x86_64 -mfpmath=387 float_t, double_t (bug 20787).Joseph Myers2016-11-234-2/+9
* nptl: Document the reason why __kind in pthread_mutex_t is part of the ABIFlorian Weimer2016-11-071-1/+1
* Define wordsize.h macros everywhereSteve Ellcey2016-11-041-0/+4
View Lorry Controller Status