summaryrefslogtreecommitdiff
path: root/sim
Commit message (Expand)AuthorAgeFilesLines
* include "config.h" instead of BFD's sysdep.h in d10v/interp.cJoel Brobecker2012-06-192-1/+19
* sim: cr16: include config.h rather than sysdep.h from bfdMike Frysinger2012-06-172-1/+8
* sim: moxie: fix build by including config.h firstMike Frysinger2012-06-172-0/+6
* * interp.c: Include config.h first. Do not include sysdep.h.Hans-Peter Nilsson2012-06-172-1/+5
* sim/erc32/sys.h: Include "config.h".Joel Brobecker2012-06-152-0/+5
* Define PACKAGE macro in all sims' config.h.Joel Brobecker2012-06-1582-10/+543
* * wrapper.c (sim_create_inferior): Treat WMMX2 binaries as iWMMXtNick Clifton2012-06-132-0/+6
* Move config.h to start of includes.eager2012-06-061-1/+1
* Add #include "config.h".eager2012-06-062-0/+5
* 2012-05-24 Pedro Alves <palves@redhat.com>Pedro Alves2012-05-244-3/+11
* gdb/Pedro Alves2012-05-2421-51/+111
* gdb/Pedro Alves2012-05-243-2/+8
* PR 14072Hans-Peter Nilsson2012-05-202-0/+6
* PR 14072Nick Clifton2012-05-1921-4/+56
* sim: bfin: new PINT modelMike Frysinger2012-04-097-1/+386
* sim: bfin: new GPIO modelMike Frysinger2012-04-097-1/+352
* sim: bfin: add shift astat testsMike Frysinger2012-04-094-0/+777
* sim: bfin: fix ASTAT issues in immediate shiftsMike Frysinger2012-04-092-17/+64
* sim: bfin: fix ASTAT/correctness issues with arithmetic shiftsMike Frysinger2012-04-092-10/+67
* sim: bfin: more astat testsMike Frysinger2012-04-093-0/+397
* sim: bfin: enable some parallel testsMike Frysinger2012-04-095-4/+7
* sim: bfin: more parallel insn checksMike Frysinger2012-04-092-18/+84
* sim: bfin: keep track of the exact position of parallel insnsMike Frysinger2012-04-093-44/+75
* sim: bfin: unify se_all helpers moreMike Frysinger2012-04-097-54/+64
* sim: bfin: drop excess space in negation insnMike Frysinger2012-04-082-1/+5
* sim: fix spelling typoMike Frysinger2012-04-022-1/+5
* sim: bfin: throw VEC_ILGAL_I with 32bit insn in group1/group2 slotsMike Frysinger2012-04-012-0/+8
* sim: bfin: simplify field width processing and fix build warningsMike Frysinger2012-04-012-10/+6
* sim: bfin: fix unused bfrom handling for BF535Mike Frysinger2012-04-012-1/+5
* sim: bfin: fix build warning/style with auxvt_sizeMike Frysinger2012-04-012-2/+7
* sim: bfin: fix typo in BF54x SIC initMike Frysinger2012-03-312-1/+5
* sim: bfin: include devices.h to fix build warningsMike Frysinger2012-03-312-0/+5
* Commit gdb and sim support for v850e2 and v850e2v3 on behalf ofKevin Buettner2012-03-299-26/+3235
* sim: add bugzilla markingMike Frysinger2012-03-271-0/+1
* sim: add a proper sim_core_trans_addr prototypeMike Frysinger2012-03-264-1/+16
* sim: bfin: skip .c/.S tests if no compiler is availableMike Frysinger2012-03-252-0/+34
* sim: bfin: disable redundant test that makes 32bit gas angryMike Frysinger2012-03-252-1/+7
* sim: bfin: fix typos in large constants in testsMike Frysinger2012-03-256-5/+13
* * nrun.c: Add #ifdef HAVE_CONFIG_H and associated includes stanzaHans-Peter Nilsson2012-03-242-0/+11
* [PATCH] sim: make sure to include strsignal prototypeMike Frysinger2012-03-24104-3403/+6118
* sim: testsuite: regen configure after rl78 additionMike Frysinger2012-03-241-0/+4
* sim: cris: update testsuite output after strsignal changeMike Frysinger2012-03-2425-24/+33
* sim: testsuite: regen configure after rl78 additionMike Frysinger2012-03-231-0/+3
* sim: rx: fix warnings with AC_DEFINEMike Frysinger2012-03-232-3/+8
* sim: sync build_warnings handling with gdbMike Frysinger2012-03-232-26/+44
* sim: cris: update testsuite output after strsignal changeMike Frysinger2012-03-2138-37/+50
* sim/testsuite/: split up arch-specific changelogsMike Frysinger2012-03-217-613/+587
* sim: bfin: add exhaustive parallel-insn testsMike Frysinger2012-03-194-0/+33517
* sim: bfin: unify se_all*opcodes testsMike Frysinger2012-03-194-287/+255
* sim: bfin: add tests for new shift behaviorMike Frysinger2012-03-192-0/+11
View Lorry Controller Status