1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
|
/* { dg-do compile } */
/* { dg-options "-march=rv64gcv -mabi=lp64d -O3" } */
/* { dg-final { check-function-bodies "**" "" } } */
#include "riscv_vector.h"
/*
** f0:
** ...
** vsaddu\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vsaddu\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** ...
** ret
*/
void f0 (void * in, void *out, int64_t x, int n)
{
vuint64m1_t v = __riscv_vle64_v_u64m1 (in + 1, 4);
vuint64m1_t v2 = __riscv_vle64_v_u64m1_tu (v, in + 2, 4);
vuint64m1_t v3 = __riscv_vsaddu_vx_u64m1 (v2, -16, 0,4);
vuint64m1_t v4 = __riscv_vsaddu_vx_u64m1 (v3, -16, 0,4);
__riscv_vse64_v_u64m1 (out + 2, v4, 4);
}
/*
** f1:
** ...
** vsaddu\.vi\tv[0-9]+,\s*v[0-9]+,\s*15
** vsaddu\.vi\tv[0-9]+,\s*v[0-9]+,\s*15
** ...
** ret
*/
void f1 (void * in, void *out, int64_t x, int n)
{
vuint64m1_t v = __riscv_vle64_v_u64m1 (in + 1, 4);
vuint64m1_t v2 = __riscv_vle64_v_u64m1_tu (v, in + 2, 4);
vuint64m1_t v3 = __riscv_vsaddu_vx_u64m1 (v2, 15, 0,4);
vuint64m1_t v4 = __riscv_vsaddu_vx_u64m1 (v3, 15, 0,4);
__riscv_vse64_v_u64m1 (out + 2, v4, 4);
}
/*
** f2:
** ...
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** ...
** ret
*/
void f2 (void * in, void *out, int64_t x, int n)
{
vuint64m1_t v = __riscv_vle64_v_u64m1 (in + 1, 4);
vuint64m1_t v2 = __riscv_vle64_v_u64m1_tu (v, in + 2, 4);
vuint64m1_t v3 = __riscv_vsaddu_vx_u64m1 (v2, 16, 0,4);
vuint64m1_t v4 = __riscv_vsaddu_vx_u64m1 (v3, 16, 0,4);
__riscv_vse64_v_u64m1 (out + 2, v4, 4);
}
/*
** f3:
** ...
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** ...
** ret
*/
void f3 (void * in, void *out, int64_t x, int n)
{
vuint64m1_t v = __riscv_vle64_v_u64m1 (in + 1, 4);
vuint64m1_t v2 = __riscv_vle64_v_u64m1_tu (v, in + 2, 4);
vuint64m1_t v3 = __riscv_vsaddu_vx_u64m1 (v2, 0xAAAAAAAA, 0,4);
vuint64m1_t v4 = __riscv_vsaddu_vx_u64m1 (v3, 0xAAAAAAAA, 0,4);
__riscv_vse64_v_u64m1 (out + 2, v4, 4);
}
/*
** f4:
** ...
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** ...
** ret
*/
void f4 (void * in, void *out, int64_t x, int n)
{
vuint64m1_t v = __riscv_vle64_v_u64m1 (in + 1, 4);
vuint64m1_t v2 = __riscv_vle64_v_u64m1_tu (v, in + 2, 4);
vuint64m1_t v3 = __riscv_vsaddu_vx_u64m1 (v2, 0xAAAAAAAAAAAAAAAA, 0,4);
vuint64m1_t v4 = __riscv_vsaddu_vx_u64m1 (v3, 0xAAAAAAAAAAAAAAAA, 0,4);
__riscv_vse64_v_u64m1 (out + 2, v4, 4);
}
/*
** f5:
** ...
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** ...
** ret
*/
void f5 (void * in, void *out, int64_t x, int n)
{
vuint64m1_t v = __riscv_vle64_v_u64m1 (in + 1, 4);
vuint64m1_t v2 = __riscv_vle64_v_u64m1_tu (v, in + 2, 4);
vuint64m1_t v3 = __riscv_vsaddu_vx_u64m1 (v2, 0xAAAAAAAAAAAAAAAA, 0,4);
vuint64m1_t v4 = __riscv_vsaddu_vx_u64m1 (v3, 0xAAAAAAAAAAAAAAAA, 0,4);
__riscv_vse64_v_u64m1 (out + 2, v4, 4);
}
/*
** f6:
** ...
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** vsaddu\.vx\tv[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+
** ...
** ret
*/
void f6 (void * in, void *out, int64_t x, int n)
{
vuint64m1_t v = __riscv_vle64_v_u64m1 (in + 1, 4);
vuint64m1_t v2 = __riscv_vle64_v_u64m1_tu (v, in + 2, 4);
vuint64m1_t v3 = __riscv_vsaddu_vx_u64m1 (v2, x, 0,4);
vuint64m1_t v4 = __riscv_vsaddu_vx_u64m1 (v3, x, 0,4);
__riscv_vse64_v_u64m1 (out + 2, v4, 4);
}
|
