1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
/* { dg-do compile } */
/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3" } */
/* { dg-final { check-function-bodies "**" "" } } */
#include "riscv_vector.h"
/*
** f1:
** vsetivli\tzero,4,e32,m1,tu,ma
** vle32\.v\tv[0-9]+,0\([a-x0-9]+\)
** vle32\.v\tv[0-9]+,0\([a-x0-9]+\)
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vse32\.v\tv[0-9]+,0\([a-x0-9]+\)
** ret
*/
void f1 (void * in, void *out, int32_t x)
{
vint32m1_t v = __riscv_vle32_v_i32m1 (in, 4);
vint32m1_t v2 = __riscv_vle32_v_i32m1_tu (v, in, 4);
vint32m1_t v3 = __riscv_vand_vx_i32m1 (v2, -16, 4);
vint32m1_t v4 = __riscv_vand_vx_i32m1_tu (v3, v2, -16, 4);
__riscv_vse32_v_i32m1 (out, v4, 4);
}
/*
** f2:
** vsetvli\t[a-x0-9]+,zero,e8,mf4,ta,ma
** vlm.v\tv[0-9]+,0\([a-x0-9]+\)
** vsetivli\tzero,4,e32,m1,ta,ma
** vle32.v\tv[0-9]+,0\([a-x0-9]+\),v0.t
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vand\.vi\tv[1-9][0-9]?,\s*v[0-9]+,\s*-16,\s*v0.t
** vse32.v\tv[0-9]+,0\([a-x0-9]+\)
** ret
*/
void f2 (void * in, void *out, int32_t x)
{
vbool32_t mask = *(vbool32_t*)in;
asm volatile ("":::"memory");
vint32m1_t v = __riscv_vle32_v_i32m1 (in, 4);
vint32m1_t v2 = __riscv_vle32_v_i32m1_m (mask, in, 4);
vint32m1_t v3 = __riscv_vand_vx_i32m1 (v2, -16, 4);
vint32m1_t v4 = __riscv_vand_vx_i32m1_m (mask, v3, -16, 4);
__riscv_vse32_v_i32m1 (out, v4, 4);
}
/*
** f3:
** vsetvli\t[a-x0-9]+,zero,e8,mf4,ta,ma
** vlm.v\tv[0-9]+,0\([a-x0-9]+\)
** vsetivli\tzero,4,e32,m1,tu,mu
** vle32\.v\tv[0-9]+,0\([a-x0-9]+\)
** vle32.v\tv[0-9]+,0\([a-x0-9]+\),v0.t
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vand\.vi\tv[1-9][0-9]?,\s*v[0-9]+,\s*-16,\s*v0.t
** vse32.v\tv[0-9]+,0\([a-x0-9]+\)
** ret
*/
void f3 (void * in, void *out, int32_t x)
{
vbool32_t mask = *(vbool32_t*)in;
asm volatile ("":::"memory");
vint32m1_t v = __riscv_vle32_v_i32m1 (in, 4);
vint32m1_t v2 = __riscv_vle32_v_i32m1_tumu (mask, v, in, 4);
vint32m1_t v3 = __riscv_vand_vx_i32m1 (v2, -16, 4);
vint32m1_t v4 = __riscv_vand_vx_i32m1_tumu (mask, v3, v2, -16, 4);
__riscv_vse32_v_i32m1 (out, v4, 4);
}
/*
** f4:
** vsetivli\tzero,4,e8,mf8,tu,ma
** vle8\.v\tv[0-9]+,0\([a-x0-9]+\)
** vle8\.v\tv[0-9]+,0\([a-x0-9]+\)
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vse8\.v\tv[0-9]+,0\([a-x0-9]+\)
** ret
*/
void f4 (void * in, void *out, int8_t x)
{
vint8mf8_t v = __riscv_vle8_v_i8mf8 (in, 4);
vint8mf8_t v2 = __riscv_vle8_v_i8mf8_tu (v, in, 4);
vint8mf8_t v3 = __riscv_vand_vx_i8mf8 (v2, -16, 4);
vint8mf8_t v4 = __riscv_vand_vx_i8mf8_tu (v3, v2, -16, 4);
__riscv_vse8_v_i8mf8 (out, v4, 4);
}
/*
** f5:
** vsetvli\t[a-x0-9]+,zero,e8,mf8,ta,ma
** vlm.v\tv[0-9]+,0\([a-x0-9]+\)
** vsetivli\tzero,4,e8,mf8,ta,ma
** vle8.v\tv[0-9]+,0\([a-x0-9]+\),v0.t
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vand\.vi\tv[1-9][0-9]?,\s*v[0-9]+,\s*-16,\s*v0.t
** vse8.v\tv[0-9]+,0\([a-x0-9]+\)
** ret
*/
void f5 (void * in, void *out, int8_t x)
{
vbool64_t mask = *(vbool64_t*)in;
asm volatile ("":::"memory");
vint8mf8_t v = __riscv_vle8_v_i8mf8 (in, 4);
vint8mf8_t v2 = __riscv_vle8_v_i8mf8_m (mask, in, 4);
vint8mf8_t v3 = __riscv_vand_vx_i8mf8 (v2, -16, 4);
vint8mf8_t v4 = __riscv_vand_vx_i8mf8_m (mask, v3, -16, 4);
__riscv_vse8_v_i8mf8 (out, v4, 4);
}
/*
** f6:
** vsetvli\t[a-x0-9]+,zero,e8,mf8,ta,ma
** vlm.v\tv[0-9]+,0\([a-x0-9]+\)
** vsetivli\tzero,4,e8,mf8,tu,mu
** vle8\.v\tv[0-9]+,0\([a-x0-9]+\)
** vle8.v\tv[0-9]+,0\([a-x0-9]+\),v0.t
** vand\.vi\tv[0-9]+,\s*v[0-9]+,\s*-16
** vand\.vi\tv[1-9][0-9]?,\s*v[0-9]+,\s*-16,\s*v0.t
** vse8.v\tv[0-9]+,0\([a-x0-9]+\)
** ret
*/
void f6 (void * in, void *out, int8_t x)
{
vbool64_t mask = *(vbool64_t*)in;
asm volatile ("":::"memory");
vint8mf8_t v = __riscv_vle8_v_i8mf8 (in, 4);
vint8mf8_t v2 = __riscv_vle8_v_i8mf8_tumu (mask, v, in, 4);
vint8mf8_t v3 = __riscv_vand_vx_i8mf8 (v2, -16, 4);
vint8mf8_t v4 = __riscv_vand_vx_i8mf8_tumu (mask, v3, v2, -16, 4);
__riscv_vse8_v_i8mf8 (out, v4, 4);
}
|
