gcc/testsuite/gcc.target/riscv/rvv/base/binop_vv_constraint-2.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

/* { dg-do compile } */
/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3" } */
#include "riscv_vector.h"

void f (void * in, void *out)
{
    vint32mf2_t v = __riscv_vle32_v_i32mf2 (in, 4);
    vbool64_t mask = __riscv_vlm_v_b64 (in + 1, 4);
    vint32mf2_t v2 = __riscv_vle32_v_i32mf2 (in+444, 4);
    vbool64_t mask2 = __riscv_vmseq_vv_i32mf2_b64_m(mask,v,v2,4);
    mask2 = __riscv_vmslt_vv_i32mf2_b64_mu(mask2,mask2,v2,v,4);
    __riscv_vsm_v_b64 (out, mask2, 4);
}

/* { dg-final { scan-assembler-not {vmv} } } */