summaryrefslogtreecommitdiff
path: root/gcc/config
Commit message (Expand)AuthorAgeFilesLines
* nvptx backend: add support for placing variables in shared memoryAlexander Monakov2016-01-201-3/+30
* nvptx backend: silence warningAlexander Monakov2016-01-201-1/+1
* nvptx backend: new patterns for OpenMP SIMD-via-SIMTAlexander Monakov2016-01-203-11/+93
* nvptx backend: work around link failure on Maxwell devicesAlexander Monakov2015-12-161-1/+3
* nvptx backend: implement alloca with -msoft-stackAlexander Monakov2015-12-142-14/+36
* nvptx backend: allow NULL oacc_fn_attrib for OpenMPAlexander Monakov2015-12-091-3/+3
* nvptx mkoffload: pass -mgomp for OpenMP offloadingAlexander Monakov2015-12-091-0/+7
* new target hook: TARGET_SIMT_VFAlexander Monakov2015-12-091-0/+12
* nvptx backend: add -mgomp option and multilibAlexander Monakov2015-12-093-0/+9
* nvptx backend: add two more identifier mapsAlexander Monakov2015-12-091-8/+8
* nvptx backend: new "uniform SIMT" codegen variantAlexander Monakov2015-12-094-13/+151
* nvptx backend: allow emitting COND_EXEC insnsAlexander Monakov2015-12-092-17/+38
* nvptx backend: implement -msoft-stackAlexander Monakov2015-12-093-6/+62
* nvptx: enter OpenMP target regions via gomp_nvptx_mainAlexander Monakov2015-12-081-1/+48
* omp-low: set more precise attributes on offloaded functionsAlexander Monakov2015-12-081-1/+4
* nvptx mkoffload: do not restrict to OpenACCAlexander Monakov2015-12-081-2/+2
* AVX-512. Fix assembler section for broadcast pattern.kyukhin2015-12-081-2/+3
* [AArch64] Rework ARMv8.1 command line options.mwahab2015-12-082-11/+7
* * config/ia64/ia64.c (ia64_emit_probe_stack_range): Adjust.ebotcazou2015-12-081-18/+16
* * config/i386/i386.c (ix86_emit_swsqrtsf): Cleanupuros2015-12-081-9/+4
* * config/rl78/constraints.md (Wfr): Change to be a non-memorydj2015-12-085-33/+53
* PR target/63668ebotcazou2015-12-073-9/+33
* Add scheduling model for Exynos M1evandro2015-12-074-2/+951
* * config//nvptx/nvptx.c (write_return): New.nathan2015-12-071-25/+30
* gcc/nathan2015-12-071-0/+7
* gcc/nathan2015-12-071-8/+15
* PR target/68627kyukhin2015-12-071-4/+5
* PR target/68633kyukhin2015-12-071-3/+3
* * config/sh/sh.md (rsqrtsf2): Adjust for the recent rsqrt_optab changeskkojima2015-12-071-4/+3
* support for AMD clzero isa.vekumar2015-12-066-4/+81
* PR target/68609dje2015-12-053-5/+37
* [AArch64] Add register constraints to add<mode>3_pluslongjgreenhalgh2015-12-041-3/+3
* gcc/nathan2015-12-041-65/+67
* PR middle-end/65958ebotcazou2015-12-043-4/+4
* rs6000: Clean up the cstore code a bitsegher2015-12-041-12/+11
* gcc * config.gcc (extra_gcc_objs): Define for MSP430.nickc2015-12-045-549/+826
* rs6000: Implement cstore for signed Pmode register comparessegher2015-12-041-0/+47
* [AArch64] Don't allow -mgeneral-regs-only to change the .arch assembler direc...ktkachov2015-12-041-13/+0
* [PATCH 2/2] S/390: Implement "target" attribute.krebbel2015-12-041-1/+15
* [PATCH 1/2] S/390: Implement "target" attribute.krebbel2015-12-047-296/+1024
* gcc/ienkovich2015-12-041-1/+1
* * config/nvptx/nvptx.c (write_one_arg): Deal with prologuenathan2015-12-041-95/+80
* PR middle-end/65958ebotcazou2015-12-044-0/+215
* [ARM] PR target/68214: Delete IP-reg-clobbering call-through-mem patternsktkachov2015-12-043-70/+0
* * config/aarch64/atomics.md (atomic_store<mode>): Use predicateamker2015-12-041-1/+1
* PR target/68655jakub2015-12-041-17/+86
* * config/aarch64/aarch64.c (aarch64_legitimize_address): legitimizeamker2015-12-041-1/+63
* Add cost model for Exynos M1evandro2015-12-035-2/+194
* Add an rsqrt_optab and IFN_RSQRT internal functionrsandifo2015-12-036-155/+106
* Fix some issues with the ROP patch (PR 68471, 68472)bernds2015-12-032-1/+3