summaryrefslogtreecommitdiff
path: root/gcc/config/i386/driver-i386.c
Commit message (Expand)AuthorAgeFilesLines
* Add march=knl.tocarip2014-12-101-1/+5
* Add x86 pcommit instruction.tocarip2014-11-211-1/+4
* Support clwb x86 instruction.tocarip2014-11-211-2/+4
* Add avx512vbmi instructions.tocarip2014-11-211-2/+4
* Add avx512ifma instructions.tocarip2014-11-211-1/+4
* * config/i386/cpuid.h (__cpuid): Remove definitions that handle %ebxuros2014-10-171-4/+4
* gcc/tocarip2014-09-161-0/+17
* gcc/kyukhin2014-08-111-2/+5
* gcc/kyukhin2014-08-111-2/+4
* gcc/kyukhin2014-08-081-1/+4
* Compute extend family info for AMD CPU and update for BTVER2gganesh2014-08-041-2/+3
* remove useless unused attributes in i386 codetbsaunde2014-07-241-2/+1
* PR target/61570jakub2014-06-241-0/+5
* Revert the last change on driver-i386.chjl2014-06-241-37/+16
* Assume x86-64 if a 32-bit processor supports SSE2 and 64-bithjl2014-06-231-16/+37
* gcc/kyukhin2014-05-141-1/+11
* gcc/kyukhin2014-02-251-2/+5
* PR driver/60233jakub2014-02-181-22/+23
* Update copyright years in gcc/rsandifo2014-01-021-1/+1
* gcc/kyukhin2013-12-311-2/+4
* * config/i386/driver-i386.c (decode_caches_intel): Add missing entries.uros2013-12-261-0/+18
* Use proper Intel processor names for -march=/-mtune=hjl2013-12-231-15/+17
* * config.gcc: Support march=broadwell.kyukhin2013-12-201-1/+3
* Enable AES, PCLMUL and RDRND for Silvermonthjl2013-11-221-0/+5
* AMD bdver4 enablementgganesh2013-11-181-0/+5
* * i386.h (TARGET_GENERIC32, TARGET_GENERIC64): Remove.hubicka2013-09-191-5/+5
* Update Haswell processor detectionhjl2013-08-271-0/+2
* PR target/57927uros2013-08-271-10/+18
* * common/config/i386/i386-common.c (OPTION_MASK_ISA_AVX512F_SET): New.kyukhin2013-08-221-1/+12
* * config/i386/driver-i386.c (host_detect_local_cpu): Do not checkuros2013-07-071-2/+1
* Silvermont (SLM) architecture pipeline model, tuning andkyukhin2013-05-301-2/+8
* * config/i386/driver-i386.c (host_detect_local_cpu): Pass mmx, 3dnow,uros2013-05-171-2/+10
* * config/i386/driver-i386.c (host_detect_local_cpu): Determineuros2013-05-161-10/+18
* PR target/45359uros2013-05-161-1/+28
* Update copyright years in gcc/rsandifo2013-01-101-2/+1
* AMD bdver3 enablementgganesh2012-11-161-0/+5
* ChangeLog/kyukhin2012-10-261-2/+17
* Fix SSE and YMM state support check logic for -march=nativehjl2012-10-031-1/+2
* Check SSE and YMM state support for -march=nativehjl2012-10-021-0/+22
* 2012-09-12 Ganesh Gopalasubramanian <Ganesh.Gopalasubramanian@amd.com>uros2012-09-121-2/+0
* gcc/drepper2012-09-091-17/+6
* PR driver/54210jakub2012-08-131-2/+3
* ChangeLog:kyukhin2012-08-081-2/+4
* /kyukhin2012-07-301-2/+4
* Changelog entry:kyukhin2012-07-251-1/+4
* AMD btver2 enablementvekumar2012-07-251-0/+5
* Add RDRND, F16C and FSGSBASE support to -march=nativehjl2012-05-201-1/+8
* Add RTM support to -march=nativehjl2012-05-111-2/+4
* With -march=native generate fma3 instruction by default for AMD processors wh...vekumar2012-05-031-0/+2
* PR target/53201kyukhin2012-05-031-1/+1
View Lorry Controller Status