summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Use rcrt1.o%s/grcrt1.o%s to relocate static PIEhjl/pie/masterH.J. Lu2017-11-031-2/+3
* Define std::endian for C++2a (P0463R1)redi2017-11-033-2/+51
* rs6000: Remove rs6000_emit_sISELsegher2017-11-034-12/+13
* * asan.c (create_cond_insert_point): Maintain profile.hubicka2017-11-0391-1036/+1049
* Set default sched pressure algorithmwilco2017-11-032-0/+10
* RISC-V: Handle non-legitimate address in riscv_legitimize_movepalmer2017-11-032-0/+21
* [PATCH] Fix testsuire error messagenathan2017-11-032-2/+4
* rs6000: Improve *lt0 patternssegher2017-11-032-4/+17
* rs6000: move_from_CR_ov_bit is TARGET_PAIRED_FLOAT, not TARGET_ISELsegher2017-11-032-1/+6
* [aarch64] Add Qualcomm saphira CPU support.rearnsha2017-11-035-2/+43
* [PR c++/82710] false positive paren warningnathan2017-11-034-7/+36
* Remove _Node_insert_return::get() member functions (P0508R0)redi2017-11-032-48/+5
* [ARC] Fix to unwinding.claziss2017-11-037-6/+247
* PR82809: register handling in ix86_vector_duplicate_valuersandifo2017-11-034-1/+33
* combine: Print insns we try to combinesegher2017-11-032-0/+12
* Daily bump.gccadmin2017-11-031-1/+1
* /cppaolo2017-11-036-15/+63
* PR target/79868sje2017-11-027-11/+22
* PR target/79868sje2017-11-024-56/+56
* Add selftest for diagnostic_get_location_textdmalcolm2017-11-022-0/+48
* Move selftest::test_diagnostic_context to its own headerdmalcolm2017-11-025-29/+121
* Add FT32B supportjamesbowman2017-11-026-8/+49
* [C++ PATCH] overloaded operator fns [8/N]nathan2017-11-025-16/+26
* [PR c++/82710] false positive paren warningnathan2017-11-024-3/+51
* Define MALLOC_ABI_ALIGNMENTwilco2017-11-022-0/+7
* Move testsuite entries to proper fileebotcazou2017-11-022-12/+9
* * gimple-ssa-sprintf.c (sprintf_dom_walker): Removelaw2017-11-023-5/+18
* Re: [PATCH] fix fdump-lang-raw ICEnathan2017-11-022-0/+25
* * x86-tune.def (X86_TUNE_USE_INCDEC): Enable for Haswell+.hubicka2017-11-022-3/+12
* 2017-11-02 Richard Biener <rguenther@suse.de>rguenth2017-11-024-4/+34
* Cleanup Solaris linker version checksro2017-11-024-74/+42
* [ARC][ZOL] Account for empty body loopsclaziss2017-11-024-2/+32
* Fix scan-assembler patterns in i386/naked-{1,2}.cvries2017-11-023-4/+10
* 2017-11-02 Richard Biener <rguenther@suse.de>rguenth2017-11-024-3/+20
* Fix scan pattern in gfortran.dg/implied_do_io_1.f90vries2017-11-022-1/+5
* Daily bump.gccadmin2017-11-021-1/+1
* RISC-V: Use "@minus{}2 GB" instead of "-2 GB" in invoke.texipalmer2017-11-012-2/+6
* * tree-ssa-ccp.c (ccp_folder): New class derived fromlaw2017-11-016-49/+124
* * tree-ssa-propagate.h (ssa_prop_visit_stmt_fn): Remove typedef.law2017-11-017-45/+123
* PR rtl-optimization/82778jakub2017-11-015-56/+165
* [AArch64] Minor rtx costs tweakrsandifo2017-11-012-6/+12
* [AArch64] Rename the internal "Upl" constraintrsandifo2017-11-013-3/+13
* [AArch64] Move code aroundrsandifo2017-11-012-82/+89
* [AArch64] Generate permute patterns using rtx buildersrsandifo2017-11-014-217/+57
* [PATCH] fix fdump-lang-raw ICEnathan2017-11-012-1/+6
* [C++ PATCH] overloaded operator fns [8/N]nathan2017-11-017-27/+46
* RISC-V: Document the medlow and medany code modelspalmer2017-11-012-4/+18
* 2017-11-01 François Dumont <fdumont@gcc.gnu.org>fdumont2017-11-012-14/+26
* PR libstdc++/82777 fix path normalization for dot-dotredi2017-11-014-5/+43
* 2017-11-01 Richard Sandiford <richard.sandiford@linaro.org>rsandifo2017-11-012-6/+7
View Lorry Controller Status